IJERT-EMS
IJERT-EMS

Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop


Design of an Efficient Phase Frequency Detector for a Digital Phase Locked Loop
Authors : Shaik. Yezazul Nishath, S. Revathi
Publication Date: 01-04-2016

Authors

Author(s):  Shaik. Yezazul Nishath, S. Revathi

Published in:   International Journal of Engineering Research & Technology

License:  This work is licensed under a Creative Commons Attribution 4.0 International License.

Website: www.ijert.org

Volume/Issue:   Volume. 5 - Issue. 04 , April - 2016

e-ISSN:   2278-0181

 DOI:  http://dx.doi.org/10.17577/IJERTV5IS040128

Abstract

This paper outlines the design and analysis of the digital phase locked loop (DPLL). It also demonstrates the feasibility of the DPLL in the various applications. The proposed phase frequency detector (PFD) uses 26 transistors analogous to the conventional PFD which uses 54 transistors. It has been observed that the lock in time of the DPLL is very less. In addition to these, an overview on the designing of the charge pump and loop filter is also discussed. Prototype has been designed in Cadence virtuoso environment and implemented using GPDK180 library of 180 nm technology with a supply voltage of 1.8 V.

Citations

Number of Citations for this article:  Data not Available

Keywords

Key Word(s):    

Downloads

Number of Downloads:     260
Similar-Paper

Call for Papers - May - 2017

        

 

                 Call for Thesis - 2017 

     Publish your Ph.D/Master's Thesis Online

              Publish Ph.D Master Thesis Online as Book