A Review And Harmonic Analysis of Modified H-Bridge Multilevel Inverter Fed Indution Motor Drive

DOI : 10.17577/IJERTV1IS7243

Download Full-Text PDF Cite this Publication

Text Only Version

A Review And Harmonic Analysis of Modified H-Bridge Multilevel Inverter Fed Indution Motor Drive

A Review And Harmonic Analysis Of Modified H-Bridge Multilevel Inverter Fed Indution Motor Drive

S. Praveenkumar Reddy PG Scholar

Department of Electrical and Electronics Engineering

Narasaraopeta Engineering College Narasaraopet, Guntur (dist), Andhra Pradesh, India-522601.

This paper presents Modified Version of Cascaded HBridge Multilevel Inverters as an application for high- power and/or high voltage electric motor drives. Multilevel inverters: 1) can generate near-sinusoidal voltages with only fundamental frequency switching; 2) have almost no electromagnetic interference or common-mode voltage; and

3) are suitable for large volt-ampere-rated motor drives and high voltages. In Multilevel inverters, Cascaded H bridge converters are considered as most preferred form of converters. But in these converters as the number of stair case levels in output voltage increases the dc source requirement also increases, thereby limiting its application. This paper tries to address the above problem by developing a Modified version of Cascaded H-Bridge Multilevel Converters which require less number of dc voltage source for increased levels in output voltage as compared to conventional cascaded converters. The simulation of Modified version of three phase fifteen level multilevel inverter fed induction motor drive is done by using MATLAB/SIMULINK.

Key Words: Cascaded H-bridge inverter, conventional H- bridge inverter, Induction Motor, Modified cascaded H- bridge inverter, THD

  1. The Multilevel converters are one of the recent developments in power electronics technology to meet the high power, good spectral quality voltage requirements of industries. Based on the topology multilevel converters are classified as

    1. Diode clamped multilevel converter.

    2. Flying capacitor multilevel converter and

    3. Cascaded multilevel converter.

    While each of these converters fulfills the basic requirements of a multilevel converter advantages, there are also some disadvantages associated with them. A diode clamped converter uses many clamping diodes with the

    1. Ravi Kumar Asst.prof

      Department of Electrical and Electronics Engineering

      Narasaraopeta Engineering College Narasaraopet, Guntur (dist), Andhra Pradesh, India-522601.

      Increase in level in multilevel output voltage. The diode reverse voltage rating differs for each level and has to be calculated each time as the number of levels increases. In flying capacitor converters the number of storage capacitors required increases with increase in levels. Balancing the charging and discharging rates of the capacitor is also a problem. This problem is overcome in cascaded H-bridge multilevel inverters. Even in cascaded multilevel converters which require reduced number of electronic devices as compared to other two topologies there is a drawback of increased number of sources with increase in output voltage level.

      But comparative study of all three topology suggest cascaded multilevel converter to be the most cost effective converter due to their simple structure and reduced number of components required for particular level of output voltage. Their problem of increased dc source can be solved to certain extent in a simple manner by implementing a modified form of cascaded multilevel converters as described in this paper. These converters can be used in many applications such as operating induction motor in place of cascaded multilevel converter with the added advantage of reduction in cost and space required for the converter implementation.

      Power Electronics is playing an important role in the torque and speed control of motor drive. Variable speed AC induction motor drives are advantageous over the conventional DC Drives in industrial drive environment because even though DC motors have excellent speed and torque response, they have inherent disadvantage of commutator and mechanical brushes, which undergo wear and tear with time and must be replaced at regular intervals of time.AC induction machines are singly excited, mechanically rugged and robust, but speed and torque control of these machines are more complex and involved, compared to DC machines. Induction motors have low starting torque and motors carry large amplitude of starting currents, star delta starting or pole changing methods were followed.

      The advent of controlled switches the speed and torque control of induction machines have become relative easier. A voltage source inverter can run the induction by applying three phase square wave voltages to the motor stator winding. A variable frequency square wave voltage can be applied to the motor by controlling the switching frequency of the power semi converter switches. The square wave voltage will induce low frequency harmonic torque pulsations in a machine. Also variable voltage control with variable frequencies of operation is not possible with square wave inverters. The recent advancement in power electronics has initiated to improve the level of inverter instead increasing the size of filter. The total harmonic distortion of the classical inverter is very high. The performance of the multilevel inverter is better than classical inverter and other classical inverter.

      Power electronic devices contribute with an important part of harmonics, such as power rectifiers, thyristor converters and static var compensators. Even updated pulse- width modulation technique used to control modern static converters such as machine drives, power factor improvement, do not produce perfect waveforms, which strongly depend on the switching frequency of power electronic switches. Voltage or current converters, as they generate discrete output waveforms, force the use of machines with special isolation, and in some applications large inductances connected in series with a respective load. Also, it is well known that distorted voltages and current waveforms produce harmonic contamination, additional power losses, and high frequency noise that can affect not

      Figure1. Circuit diagram of a full bridge converter Figure 2. Three level output voltage of single full bridge converter

      1. Harmonic Analysis

        The total harmonic distortion (THD) is a performance parameter which describes the quality of a waveform. It can be defined as [2] the measure of closeness in shape between the actual waveform and its fundamental component. An inverter output consists of fundamental wave which is used to do real work and its harmonics (multiple of fundamental waveform) which causes heat loss in a system. THD is mathematically defined as the ratio of total harmonic content to the fundamental content in a waveform.

        only power load but also associated controllers. All these 1

        unwanted operating characteristics associated with PWM converters, in addition to the fact that higher voltage levels can be achieved. This problem of switching losses can be overcome by adopting to multilevel converter which synthesize the output voltage by the use of different

        = =2,3,4 2

        01

        Where Von= rms voltage of nth order waveform

        V01= rms voltage of fundamental waveform THD can also be defined as

        1

        1

        (1)

        staircase levels and this synthesize wave is having less harmonics and these can be eliminated by the use of small

        = 02 1 (2)

        01 2

        filters.

  2. A modified H-Bridge converter reduces the number of dc sources for a particular level as compare to conventionally used cascaded H-Bridge converter

    Where,

    0 = 2

    =2,3,4

    (conventional converters). Modified cascaded H-Bridge converter is configured by cascading full bridge converters. A full bridge converter consists of four switches fed from a

    For an ideal inverter the THD is always zero. To find the THD, The wave form can be expressed in Fourier series as shown below

    single dc source as shown in the Figure 1.

    = 0 +

    cos nt + sin nt

    (3)

    Switch 1 and switch 2 are triggered simultaneously

    Where,

    =1

    at , a voltage of +Vdc appears across the load and the load current is positive. When switches 3 and 4 are turned on at

    + , a voltage of Vdc appears across the load and the load current is negative. When all the switches are open, the output voltage is zero and the three level output 0, +Vdc, – Vdc thus obtained is as shown in Figure 2.

    =Fourier series expression of waveform

    0,, are constants and are defined as

    2

    0

    0 = 0 .

    2

    0

    = 0 cos .

    0

    2

    Where,

    = 0

    sin .

    0 is the output waveform as a periodic function of time. Since 0, are zero due to half wave and quarter wave symmetry and contains only odd harmonics present .Hence the above expression can be simplified as follows

    0 = sin

    =1,3,5,..

    Table I

    Switching pattern of seven level inverter

    Where,

    Where,

    Modes

    SWITCHES

    S 1

    S 2

    S 3

    S 4

    S 5

    S 6

    S 7

    S 8

    1

    +3v

    1

    1

    0

    0

    1

    1

    0

    0

    2

    +2v

    0

    1

    0

    1

    1

    1

    0

    0

    3

    +1v

    1

    1

    0

    0

    0

    1

    0

    1

    4

    0v

    0

    0

    0

    0

    0

    0

    0

    0

    = 4 cos

    =1,3,5..

    is the input dc voltage , is the firing angle

      1. Principle of operation

        In modified multilevel inverters, various levels of output voltage is obtained by the addition and subtraction of input dc voltage sources unlike in conventional H-Bridge inverters, where the various level of output voltage is obtained by the summation of input dc voltage sources. So the dc input sources requirement also increases as the number of levels increases and make the system impractable as the number of levels increases. This problem can be overcome by the use of modified multilevel inverters where minimum numbers of input dc sources are required for higher levels. Thus modified multilevel inverters start from 7-level.

        Seven level Inverter

        Consider seven level modified multilevel inverter as shown below, which contains two input dc sources unlike 7- level conventional H-Bridge which requires three input dc sources. Here the input dc voltages are in the ratio of 1:2.

        There are four modes of operation of seven level inverter

        1. Mode1:

          In this mode of operation switches S1, S2, S5 and S6 are switched on simultaneously. The output voltage in this mode of operation is as given below

          = 1 + 2 = 3

        2. Mode2:

          In this mode of operation S2, S4, S5 and S6 are switched on simultaneously. The corresponding output voltage is as given below.

          = 2 = 2

        3. Mode3:

          In this mode of operation switches S1, S2, S6, S8 are switches on simultaneously. The corresponding output voltage is as given below

          = 1 =

        4. Mode4:

        In this mode of operation all switches are open so that the out voltage is zero.

        Figure3. Circuit diagram of modified seven level inverter

        The input voltage source of first bridge is V and the input voltage source of second bridge is 2V. The output voltage across the resistor is represented as . The switching table to generate seven level output is as shown in the following table

      2. Mathematical Analysis

    Any Multilevel inverter wave form can be written as summation of three level inverter waveforms.

    A typical waveform of the three level inverter is as shown below.

    The above square wave form f can be expressed in an electrical angular system as shown below

    = Vdc + +

    2 + (4)

    =

    To calculate the THD, the analytical expression of the square wave shown in above figure is expanded into the Fourier series. Because of the symmetry of the waveform, the Fourier series only contains odd harmonics and sine terms and can be expressed as

    For 17 level multilevel inverters:

    , = 2 2 cos 1 + cos 2 + cos 3 + cos 4 + cos 5 + cos 6 + cos 7 + cos 8

    201 2

    = (18)

    01

    For 19 level multilevel inverters:

    , = 2 2 cos 1 + cos 2 + cos 3 +

    =1,3,5..

    bn sin nt

    (6)

    cos 4 + cos 5 + cos 6 + cos 7 + cos 8 +

    cos (19)

    The expression for can be found by the following expression

    = 4 cos (7)

    9

    201 2

    = (20)

    01

    2

    But, , =

    Hence, , = 2 2 cos (8) Where is firing angle

    For 7 level multilevel inverter:

    = 02 + , 2 + , 2

  3. The speed of the synchronously rotating frame model

    is

    = = statorsupply angular frequency in rad/sec and the instantaneous angular position is = =

    The induction motor model in arbitrary reference is given as shown below

    = + + + +

    (21)

    = + + + +

    But for symmetrical wave both ,

    are zero. Hence

    (22)

    0

    = + + + +

    = ,

    , = 2 2

    cos 1 + cos 2 + cos 3

    (9)

    (23)

    = + +

    + + (24)

    For 9 level multilevel inverter:

    , = 2 2 cos 1 + cos 2 + cos 3 + cos 4

    201 2

    In synchronous reference frames

    =

    01

    (10)

    =

    (25)

    For 11 level multilevel inverter:

    0

    = 2 2 cos + cos

    + cos +

    Where,

    ,

    1 2 3

    = sin

    cos 4 + cos 5 (11)

    201 2

    = sin 2 /3

    = sin 4 /3

    =

    01

    (12)

    For 13 level multilevel inverters:

    cos cos 2/3 cos + 2/3

    = 2 2 cos + cos

    + cos +

    = 2 sin sin 2/3 sin + 2/3

    (26)

    ,

    1 2 3

    3 1 1 1

    cos 4 + cos 5 + cos 6 (13) 2 2 2

    201 2

    Substituting these and solving for the dand q axes stator

    voltages in synchronous reference frame yields

    =

    01 (14)

    0

    = =

    (27)

    For 15 level multilevel inverters:

    0

    0

    , = 2 2 cos 1 + cos 2 + cos 3 +

    cos 4 + cos 5 + cos 6 + cos 7 (15)

    Thed and q axes stator voltages are dc quantities; hence the response will be dc quantities because the system is

    =

    201 2

    (16)

    linear. Hence

    P = P = = 0 (28)

    01

    Substituting the above equation in the system equation gives

    + + = 0 (29)

    + = 0 (30)

    1 + + 1 = 0 (31)

    1 1 + = 0 (32) Where, 1 =

    The currents are solved by inverting the impedance matrix and premultiplying with the input voltage vector.

    The electromagnetic torque is given as

    2 2

    = 3 (33) The actual phase currents are obtained as

    = 1 0 (34)

  4. In all cascaded H-bridge multilevel inverters the input dc sources are equal. But in modified multilevel inverters the values of input dc voltage sources are unequal and the values of input dc sources depends upon the level of the multilevel inverter. In case of 7 level modified multilevel inverter the input dc sources are in the ratio 1:2

    300

    200

    VOLTAGE (V)

    100

    0

    -100

    -200

    -300

    0 100 200 300 400 500 600

    TIME (10E-4 SEC)

    Figure6: Output voltage wave forms

    g C

    g C

    Figure7: FFT Spectrum

    m E

    m E

    S1 S3

    g C

    g C

    DC

    g C

    g C

    S1 S3

    m E

    m E

    m E

    m E

    S4 S2

    g C

    g C

    DC

    g

    E C

    m g

    E C

    S4 S2

    m E

    m E

    m

    S5 S7

    g C

    g C

    g C

    g C

    DC 1

    m E

    m E

    S5 S7

    m E

    m E

    S8 S6

    R

    DC 1

    g C

    g C

    g C

    g C

    R

    m E

    m E

    S8 S6

    m E

    m E

    S9 S11

    g C

    g C

    g C

    g C

    DC 2

    m E

    m E

    S9 S11

    S12

    m E

    m E

    S10

    g C

    g C

    g C

    g C

    DC 2

    S12

    m E

    m E

    S10

    S13

    m E

    m E

    S15

    g C

    g C

    Figure4: 7 level Cascaded H-bridge multilevel inverter

    DC 3

    m E

    g C

    S16

    m E

    g C

    S14

    m E

    m E

    S1 S3

    Figure8: 9 level Cascaded H-bridge multilevel inverter

    g C

    g C

    DC

    g C

    g C

    m E

    m E

    S1 S3

    m E

    m E

    S4 S2

    g C

    g C

    DC

    g C

    g C

    m E

    m E

    R S4 S2

    m E

    m E

    S5 S7

    R

    g C

    g C

    DC 1

    g C

    g C

    m E

    m E

    S5 S7

    m E

    m E

    S8 S6

    g C

    g C

    DC 1

    Figure5: 7 level modified multilevel inverter

    m E

    m E

    S8 S6

    Figure9: 9 level modified multilevel inverter

    In the above mofied multilevel inverter the voltage sources are taken in the ratio 1:3.the out put voltage and FFT spectrum are as shown beow

    400

    300

    200

    VOLTAGE (V)

    100

    0

    -100

    -200

    -300

    In the above11 level modified multi level inverter the input dc voltages are in the ratio 1:2:2. The output voltage and FFT spectrum are as shown beow.

    500

    400

    300

    200

    VOLTAGE (V)

    100

    0

    -400

    0 100 200 300 400 500 600

    TIME (10E-4 SEC)

    Figure10: Output voltage waveform

    Figure11: FFT spectrum

    -100

    -200

    -300

    -400

    -500

    0 100 200 300 400 500 600

    TIME (10E-4 SEC)

    Figure14: output voltage waveform

    m g

    E C

    m g

    E C

    S1 S3

    m g

    E C

    m g

    E C

    DC

    S4 S2

    m g

    E C

    m g

    E C

    S5 S7

    m g

    E C

    m g

    E C

    DC 1

    S8 S6

    Figure15:FFT spectrum

    m g

    E C

    m g

    E C

    S9 S11

    R

    DC 2

    DC 3

    S12

    S13

    S16

    S10

    m g

    E C

    m g

    E C

    m g

    E C

    m g

    E C

    S15

    m g

    E C

    m g

    E C

    S14

    In modified 13 level H-bridge multilevel inverter in the input dc voltage sources are in the ratio 1:2:3. 13 level modified multilevel inverter, out put voltage form and FFT spectrum are as shown below

    m g

    E C

    m g

    E C

    S17 S19

    DC 4

    m g

    E C

    m g

    E C

    S20 S18

    Figure12: 11level Cascaded H-bridge multilevel inverter

    m g

    E C

    m g

    E C

    S1 S3

    DC

    m g

    E C

    m g

    E C

    g

    S4 S2

    m

    E C

    m g

    E C

    S1 S3

    m g

    E C

    m g

    E C

    S5 S7

    g

    DC

    R

    DC 1

    m

    E C

    m g

    E C

    S4 S2

    m g

    E C

    m g

    E C

    g

    S8 S6

    m

    E C

    m g

    E C

    S5 S7

    m g

    E C

    m g

    E C

    S9 S11

    R

    DC 1

    g

    E C

    m g

    E C

    DC 2

    m

    S8 S6

    m g

    E C

    m g

    E C

    S12 S10

    Figure13: 11 level modified multilevel inverter

    m g

    E C

    m g

    E C

    S9 S11

    DC 2

    m g

    E C

    m g

    E C

    S12 S10

    g C

    g C

    g

    E C

    m g

    E C

    Figure17: 13level modified multilevel inverter

    m E

    m E

    S1 S3

    m

    S1 S3

    DC

    m g

    E C

    m g

    E C

    DC

    g C

    g C

    S4 S2

    m E

    m E

    g

    S4 S2

    g C

    g C

    m

    E C

    m g

    E C

    S5 S7

    m E

    m E

    S5 S7

    g

    E C

    m g

    E C

    DC 1

    DC 1

    m

    S8 S6

    m E

    g C

    m E

    g C

    S8 S6

    g C

    g C

    m g

    E C

    m g

    E C

    S9 S11

    S9 S11

    DC 2

    m E

    m E

    m g

    E C

    m g

    E C

    S12 S10

    g C

    g C

    g

    DC 2

    S12

    m E

    m E

    S10

    S13

    m

    E C

    m g

    E C

    S15

    R

    g C

    g C

    g

    DC 3 R

    S13

    m E

    m E

    S15

    S16

    m

    E C

    m g

    E C

    S14

    m g

    E C

    m g

    E C

    DC 3

    g C

    g C

    S17 S19

    S16 S14

    m E

    m E

    g

    DC 4

    g C

    g C

    m

    E C

    m g

    E C

    S20 S18

    m E

    m E

    g

    S17 S19

    DC 4

    S21

    m

    E C

    m g

    E C

    S23

    S20

    m E

    g C

    m E

    g C

    S18

    DC 5

    g C

    g C

    m g

    E C

    m g

    E C

    S24 S22

    m g

    E C

    m g

    E C

    S21 S23

    m E

    m E

    S25 S27

    DC 5

    g C

    g C

    g

    DC 6

    S24

    m E

    m E

    S22

    S28

    m

    E C

    m g

    E C

    S26

    Figure18:13level Cascaded H-bridge multilevel inverter

    600

    400

    VOLTAGE (V)

    200

    0

    -200

    Figure21: 15 level Cascaded H- bridge multilevel inverter

    -400

    m E

    g C

    m E

    g C

    S1 S3

    -600

    0 100 200 300 400 500 600

    TIME (10E-4 SEC)

    Figure19: output voltage waveform

    DC

    m E

    g C

    m E

    g C

    S4 S2

    Figure20: FFT spectrum

    DC 1

    DC 2

    g C

    S5

    m E

    g C

    m E

    S8

    m E

    g C

    S9

    m E

    g C

    S12

    g C

    S7

    m E

    R

    m E

    g C

    S6

    m E

    g C

    S11

    m E

    g C

    S10

    In fifteen level modified H-bridge multilevel inverter the input dc voltage sources are in the ratio 1:3:3. The output votage waveform and its FFT spectrum are as shown below.

    Figure22: 15 level modified multilevel inverter

    800

    g C

    g C

    600

    400

    VOLTAGE (V)

    200

    0

    -200

    -400

    -600

    S1 S3

    m E

    m E

    DC

    m E

    g C

    m E

    g C

    S4 S2

    -800

    g C

    g C

    0 100 200 300 400 500 600

    TIME (10E-4 SEC)

    Figure23: Output voltage waveform

    S5 S7

    m E

    m E

    R

    g C

    g C

    DC 1

    DC 2

    S8

    m E

    g C

    m E

    S9

    m E

    g C

    S12

    S6

    m E

    g C

    m E

    S11

    m E

    g C

    S10

    Figure26: 17 level modified multilevel inverter

    Figure24: FFT spectrum

    In seventeen level modified multilevel inverter the input dc voltages are in the ratio 1:3:4. The output voltage and FFT spectrum of modified multilevel inverter are as shown below

    800

    600

    400

    VOLTAGE (V)

    200

    0

    -200

    -400

    m g

    E C

    m g

    E C

    S1 S3

    DC

    -600

    -800

    0 100 200 300 400 500 600

    TIME (10E-4 SEC)

    m g

    E C

    m g

    E C

    S4 S2

    Figure27: Output voltage waveform

    DC 1

    DC 2

    DC 3

    S5

    S8

    S9

    S12

    S13

    S16

    S7

    m g

    E C

    m g

    E C

    m g

    E C

    m g

    E C

    S6

    m g

    E C

    m g

    E C

    S11

    m g

    E C

    m g

    E C

    S10

    m g

    E C

    m g

    E C

    S15

    m g

    E C

    m g

    E C

    S14

    S17

    R

    m g

    E C

    m g

    E C

    S19

    Figure28: FFT spectrum

    g C

    DC 4

    DC 5

    S20

    S21

    S24

    S18

    m g

    E C

    m g

    E C

    m g

    E C

    m E

    S23

    m g

    E C

    m g

    E C

    S22

    In nineteen level modified multilevel inverter the voltages are in the ratio 1:3:5. The simulation diagram of modified multilevel inverter, its output voltage waveform and FFT spectrum are as shown below

    m g

    E C

    m g

    E C

    S25 S27

    DC 6

    m g

    E C

    m g

    E C

    S28 S26

    m g

    E C

    m g

    E C

    S29 S31

    DC 7

    m g

    E C

    m g

    E C

    S32 S30

    Figure25: 17 level Cascaded H- bridge multilevel inverters

    m E

    g C

    m E

    g C

    S1 S3

    g C

    g C

    DC

    m E

    m E

    S4 S2

    m E

    g C

    m E

    g C

    S5 S7

    g C

    g C

    g C

    g C

    DC 1

    m E

    m E

    S8 S6

    m E

    m E

    S1 S3

    g C

    g C

    g C

    g C

    DC

    m E

    m E

    m E

    m E

    S9 S11 S4 S2

    g C

    g C

    g C

    g C

    DC 2

    S12

    m E

    m E

    S10

    m E

    m E

    S5 S7

    R

    g C

    g C

    g C

    g C

    DC 1

    S13

    m E

    m E

    S15

    m E

    m E

    S8 S6

    g C

    g C

    g C

    g C

    DC 3

    S16

    m E

    m E

    S14

    m E

    m E

    S9 S11

    g C

    g C

    g C

    g C

    DC 2

    S17

    m E

    m E

    S19

    S12

    m E

    m E

    S10

    DC 4

    g C

    g C

    R

    Figure30: 19 level modified multilevel inverter

    m E

    m E

    S20 S18

    1000

    g C

    g C

    800

    DC 5

    S21

    S24

    S23

    m E

    g C

    m E

    m E

    g C

    m E

    S22

    600

    400

    VOLTAGE (V)

    200

    0

    -200

    -400

    -600

    -800

    DC 6

    S25

    m E

    g C

    m E

    g C

    S27

    -1000

    0 100 200 300 400 500 600

    TIME (10E-4 SEC)

    Figure31: Output voltage waveform

    DC 7

    DC 8

    g C

    S28

    m E

    g C

    m E

    S29

    m E

    g C

    S32

    S33

    g C

    S26

    m E

    g C

    m E

    S31

    m E

    g C

    S30

    m E

    g C

    m E

    g C

    S35

    Figure32: FFT spectrum

    m E

    g C

    m E

    g C

    S36 S34

    Figure29: 19 level Cascaded H-bridge multilevel inverter

    Figure33: Circuit model for three phase 15-level Multi level inverter

    Figure34: Circuit model for three phase induction motor drive

    The simulation of a fifteen level modified multilevel inverter fed Induction Motor Drive model was done in by using MATLAB/SIMULINK. The simulation results of voltage, current, motor speed were presented.

    Figure35: Three phase inverter output voltage waveform

    Figure36: Three phase inverter output current waveform

    Figure37: Rotor speed wave form

    Figure8: FFT Spectrum

  5. In this section comparison is done between the modified cascaded H-bridge inverter and other multilevel inverters for 7, 9, 11, 13, 15, 17, 19 levels.

    TABLE II

    Comparison of THD of modified multilevel for different levels for different loads

    Output

    voltage level

    THD for R LOAD (%)

    THD for

    RL LOAD (%)

    THD for

    RC LOAD (%)

    THD for

    RLC LOAD (%)

    7 LEVEL

    16.90

    18.26

    26.24

    26.30

    9 LEVEL

    15.43

    16.12

    22.86

    22.98

    11 LEVEL

    14.10

    14.48

    19.87

    19.94

    13 LEVEL

    13.57

    13.95

    18.75

    18.88

    15 LEVEL

    13.07

    13.27

    15.62

    15.82

    17 LEVEL

    12.91

    13.01

    15.21

    15.45

    19 LEVEL

    12.56

    12.70

    15.02

    15.15

    From the above table it is obvious that the THD is going to reduce as the level of the multilevel inverter increases. Hence the modified multilevel inverter is more advantageous as the level of the multilevel inverter increases.

    In the above table R indicates to resistive load, RL indicates resistive and inductive load, RC indicates resistive and

    capacitive load, RLC indicates resistive, inductive, capacitive load.

    The values R, L, C considered for the simulation are as follows.

    R= 1000 L=100m H C=1µF

    As seen in the above simulation diagrams that as the number of levels increases then the number of dc sources and the number of components required are more and also as the number of levels increases that the THD is going to decrease . Hence the modified H-bridge multilevel inverter is more advantageous when compared with the conventional cascaded H-bridge inverter.

    Comparison of theoretical values of THD with simulated values

    Table III Comparison of THD

    Output voltage level

    Simulated THD

    Theoretical THD

    7 LEVEL

    16.90

    15.80

    9 LEVEL

    15.43

    14.72

    11 LEVEL

    14.10

    13.35

    13 LEVEL

    13.57

    12.97

    15 LEVEL

    13.07

    12.21

    17 LEVEL

    12.91

    11.86

    19 LEVEL

    12.56

    11.45

  6. The modeling of fifteen level modified H-bridge multilevel inverter fed induction motor drive is done and simulated by using MATLAB/SIMULINK. In this modified multilevel inverter the numbers of components required are less when compared with the conventional cascaded H-bridge inverter and has less switching losses and also as the number of levels increases the harmonic content in output voltage and hence harmonic losses in motor are less. So the efficiency of drive is high when it is fed by the modified H-bridge multilevel inverter rather than conventional H- bridge multilevel inverter. The size and weight of the modified multilevel inverter is less because the number of components required is less and power density is high. The fifteen level modified multilevel inverter fed induction motor drive has been successfully simulated and the results of voltage waveforms, motor speed and FFT spectrum of output were obtained. This type of inverter system is very much useful for industries where adjustable speed drives are required and significant amount of energy can be saved as the system has less harmonic losses and also speed control of the drive is easy because it has simple control techniques unlike conventional H-bridge multilevel inverter which has more complex control circuit.

  1. J.S. Lai, F.Z. Peng, Multilevel Converters a new breed of Power Converters, IEEE Trans, Industry applications, vol 32, no. 3, May 1996, pg 509-517.

  2. Muhammad H. Rashid, Power Electronics-Circuit Devices and Applications, 3rd Edition, Prentice Hall India.

  3. Faete Filho, Yue Cao and Leon M. Tolbert, 11- level Cascaded H-bridge Grid- Tied Inverter Interface with Solar Panels, APEC 2010.

  4. K. Deepa, P. Savitha, B. Vinodhini, Harmonic analysis of a modified cascaded multilevel inverter, IEEE 2011.

  5. G. Pandian, S. Rama Reddy, Simulation and analysis of Multilevel fed induction motor, Indian Journal of Science and Technology, Vol. 2, Feb 2009, pg 67-69.

  6. L.M. Tolbert and F.Z. Peng, Multilevel Converters for large electric drive IEEE Trans. Industry Applications, Vol.34, pg 36-44, 1999.

  7. Jingsheng Liao Kaiwan and Mehdi Fedowsi, Cascaded H- Bridge Multilevel inverters- A Reexamination, Vehicle Power and Propultion Conference, 2007, IEEE, pg 203-207

  8. C. Y. Liu, J. G. Zhu and V. S. Ramsden, Minimization of Total Harmonic Distortion for square wave voltage source Inverters, AUPEC99.

  9. Jingsheng Liao, Keith Corzine, A new control method for single-dc-source cascaded H-bridge multilevel converters using Phase shift Modulation, 23rd annual IEEE Applied Power Electronics Conference and Exposition, APEC 2008, pg 886-890.

Leave a Reply