A New Architecture Designed for Implementing Area Efficient Carry-Select Adder

D. Durgaprasad ^{*1} Assistant Professor, Dept of ECE Vishnu Institute of Technology A.P, India

Ch. Rama Krishna^{*3} Associative Professor, Dept of ECE Vishnu Institute of Technology A. P, India

Abstract: In this work, We have analyze the Conventional Carry Select Adder (CSLA) and Binary to Excess-1 converter (BEC) based CSLA contained logic operations and recognize the superfluous logic operations. The conventional CSLA contained superfluous logic operations are removed and introduce new logic operations for carry select adder. The carry select (CS) operation is performed before the calculation of final sum in newly introduced logic operations. We modify the design of carry select adder using newly introduced logic operations based logic units. From the synthesis results, the modified structure of CSLA yields significantly less area than the conventional CSLA and BEC-based CSLA. Due to the small carry-output delay, the modified CSLA design is best suitable for square-root (SQRT) CSLA.

Keywords: Adder, VLSI design, Arithmetic Unit.

I.INTRODUCTION

Low-power, area-efficient and high-speed VLSI systems are increasingly used in portable and mobile devices, biomedical instrumentation [2], [3] and multi standard wireless receivers. Addition is an obligatory operation that is crucial to processing the fundamental arithmetic operations. It is used extensively in many VLSI design hypothesis and is by far the most frequently used operation in a general purpose systems and in application specific processors, because the operations of subtraction, multiplication, division and address calculation usually relay on the operation of addition. Addition is often seen as an indispensable part of the arithmetic unit. It is dubbed the heart of any microprocessor, DSP architecture and data processing system.

A complex digital signal processing (DSP) system performance is basically improved using an efficient adder design. The ripple carry adder (RCA) design occupies small area, but carry propagation delay (CPD) is large for this adder. The carry propagation delay of the adders is reduced using Carry look-ahead and carry select (CS) methods.

The conventional carry select adder (CSLA) structure contains two ripple carry adders (RCA) that generates a pair of sum words and output carry bits corresponding to the anticipated input-carry ($C_{in}=0$ and 1)

A. M. V.Pathi^{*2} Assistant Professor, Dept of ECE Vishnu Institute of Technology A.P, India

C V Pradeep Kumar Reddy ^{*4} Assistant Professor, Dept of ECE Vishnu Institute of Technology A.P, India

and selects one out of each pair of final-sum and finaloutput-carry [4]. A conventional CSLA has less CPD than an RCA, but the design is not attractive since it uses a dual RCA. Several designs are proposed to avoid dual use of RCA in CSLA design. Kim and Kim [5] introduce a new structure that contains one RCA and one add-one circuit instead of two RCAs, where the add-one circuit is implemented using a multiplexer (MUX). He et al.[6] proposed a square-root (SQRT)-CSLA for implementation of large bit-width adders with less delay. In a SQRT CSLA, CSLAs are connected in a cascading structure with increasing size. The main intention of SQRT-CSLA design is to provide a parallel path for carry propagation that helps to decrease the overall adder delay. Ramkumar and Kittur [7] introduce BEC-based CSLA. The BEC-based CSLA involves less logic resources than the conventional CSLA, but it has slightly higher delay. Common Boolean logic (CBL) based CSLA is also proposed in [8] and [9]. The CBL-based CSLA of [8] involves less logic resource than the conventional CSLA but it has higher CPD, which is equal to the RCA. To overcome this problem, a SQRT-CSLA based on CBL was proposed in [9]. The CBL-based SQRTCSLA design of [9] involves more logic resource and delay than the BEC-based SQRT-CSLA of [7]. We examine that the logic optimization largely depends on availability of redundant operations in the logic formulation, whereas adder delay largely depends on data dependence. In the existing designs, logic is optimized without considering the data dependence. In this work, We analyze the Conventional Carry Select Adder (CSLA) and Binary to Excess-1 converter (BEC) based CSLA contained logic operations and recognize the superfluous logic operations. The conventional CSLA contained superfluous logic operations are removed and introduce new logic operations for carry select adder. In this work, carry generator (CG) and CS units are optimized using newly introduced logic operations. We modify the design of carry select adder using optimized logic units. Due to optimized logic units, the new CSLA design involves significantly less area than the existing CSLAs.

II.LOGIC FORMULATION

The Carry Select Adder (CSLA) has two units:

1) The sum and carry generator unit (SCG)

2) The sum and carry selection unit

The most of the logic operations of the CSLA are present in SCG unit. Different structures have been proposed for SCG unit implementation. We analyze the conventional CSLA and BEC based CSLA contained SCG unit logic designs. The major aim of this analysis is to recognize the superfluous logic operations and data dependence. In view of that, we eliminate all superfluous logic operations.

A) Logic Operations Involved in Conventional CSLA

The conventional structure of the CSLA [4] is shown in Fig.1(a). The conventional CSLA structure contains two n-bit RCAs, where n is the adder bit-width. The n-bit RCA contained logic operations are performed in four stages that can be shown in Fig.1(b): They are

1) Half-sum generation (HSG)

2) Half-carry generation (HCG)

3) Full-sum generation (FSG)

4) Full-carry generation (FCG)



Fig.1.(a) Structure of the Conventional CSLA



Fig.1.(b) The logic operations of the RCA is shown in split form

For example the conventional CSLA perform addition operation on two n-bit operands. The RCA-1 generates n-bit sum (s⁰) and output-carry (c_{out}^0) for input carry $c_{in} = 0$. The RCA-2 generates the n-bit sum (s¹) and output carry (c_{out}^1) for input carry $c_{in} = 1$. The logic expressions of the n-bit CSLA contained SCG unit are given as

$$s_0^0(j) = A(j) \oplus B(j)$$
 $c_0^0(j) = A(j) \cdot B(j)$ 1(a)

$$s_0^1(j) = s_0^0(j) \bigoplus c_1^0(j-1)$$
 1(b)

$$c_1^0(j) = c_0^0(j) + s_0^0(j) \cdot c_1^0(j-1)$$
 $c_{out}^0 = c_1^0(n-1)$ $c_{out}^0 = c_1^0(n-1)$

$$s_0^1(j) = A(j) \oplus B(j)$$
 $c_0^1(j) = A(j) \cdot B(j)$ 2(a)

$$s_1^1(j) = s_0^1(j) \bigoplus c_1^1(j-1)$$
 2(b)

$$c_1^1(j) = c_0^1(j) + s_0^1(j) \cdot c_1^1(j-1)$$
 $c_{out}^1 = c_1^1(n-1)$ _{2(c)}

Where $c_1^0(-1) = 0, c_1^1(-1) = 1, \ 0 \le j \le n - 1.$

From the equations (1a)–(1c) and (2a)–(2c), the logic operations of $\{s_0^0(j), c_0^0(j)\}$ is similar to that of $\{s_0^1(j), c_0^1(j)\}$. The design of the RCA-2 is optimized by removing redundant logic operations and constructs the RCA-2 by sharing the HSG &HCG of RCA-1. In [4], [5] the CSLA contains an add-one circuit instead of RCA-2. In [6] the CSLA contains BEC circuit in place of RCA-2. The Area-Delay-Power efficiency of the BEC based CSLA is better than the existing CSLAs, So the logic expressions of the BEC based CSLA contained SCG unit is discussed.

B)Logic operations involved in BEC based CSLA

The structure of the BEC based CSLA is shown in Fig. 2, It contains the n-bit RCA and BEC unit. The RCA calculates the n-bit sum s_1^0 and output carry c_{out}^0 for given input carry $c_{in} = 0$. The sum s_1^0 and carry c_{out}^0 are given to the BEC unit and obtains (n + 1)-bit excess-1 code. The most significant bit (MSB) of the BEC represent the carry c_{out}^1 and n-least significant bits (LSBs) of the BEC represent the sum s_1^1 .



Fig.2. Structure of the BEC-based CSLA

The logic operations of the RCA of the BEC based CSLA structure are the same as those given in (1a)–(1c). The logic operations of the CSLA contained BEC unit are given as

$$s_{1}^{1}(0) = \overline{s_{1}^{0}(0)} \quad c_{1}^{1}(0) = s_{1}^{0}(0)$$

$$s_{1}^{1}(j) = s_{1}^{0}(j) \oplus c_{1}^{1}(j-1)$$

$$s_{0}^{1}(j) = s_{1}^{0}(j) \cdot c_{1}^{1}(j-1)$$

$$s_{0}^{1}(j) = s_{1}^{0}(n-1) \oplus c_{1}^{1}(n-1)$$

$$s_{0}^{1}(j) = s_{1}^{0}(n-1) \oplus c_{1}^{1}(n-1)$$

For $1 \le j \le n-1$

We can observe from equations (1a)–(1c) and equations (3a)–(3d), the carry c_1^1 of the BEC based CSLA depends on s_1^0 , but in conventional CSLA carry c_1^1 is not depends on s_1^0 . The data dependence in CSLA increases with the BEC method. We can perform the analysis on logic operations of the conventional CSLA and identify the superfluous logic operations. The logic units of the CSLA are optimized by removing the superfluous logic operations.

We can observe from equations (1a)-(1c) and (2a)-(2c), in that logic expressions of s_1^0 and s_1^1 are equal except the carry c_1^0 and carry c_1^1 , so that $s_0^0 = s_0^1 = s_0$. We also observe, the c_1^0 and c_1^1 depend on $\{s_0, c_0, c_{in}\}$, where $c_0 =$ $c_0^0 = c_0^1$. The carriers c_1^0 and c_1^1 are not depend on s_1^0 and s_1^1 , so the logic operations of c_1^0 and c_1^1 can be performed before s_1^0 and s_1^1 . The select unit of the CSLA selects final sum from the set (s_1^0, s_1^1) . We find that, in order to calculating the $\{s_1^0, s_1^1\}$ spent significant amount of logic resource and after calculation the rejection of one sum word is not an efficient method. Instead, one can perform the calculation of the final sum by selecting carry word from the anticipated carry words c^0 and c^1 . The half-sum (s_0) is added with selected carry word to obtain the final-sum (s). This method has three design advantages: 1) The s_1^0 calculation is not performed in the SCG unit 2) The n-bit select unit is needed in place of the (n + 1) bit select unit 3) The delay of the output-carry is minimum. All these features result in an area-delay and energy-efficient design for the CSLA. The redundant logic operations of equations (1a)-(1c) and (2a)-(2c) are eliminated and rearranged the logic operations of equations (1a)-(1c) and (2a)-(2c) based on their data dependence. The newly introduced logic operations for the CSLA is given as

$$s_0^0(j) = A(j) \bigoplus B(j)$$
 $c_0^0(j) = A(j) \cdot B(j)$ 4(a)

$$c_1^0(j) = c_1^0(j-1) \cdot s_0(j) + c_0(j) \quad for \ (c_1^0(0) = 0)$$
^{4(b)}

$$c_1^1(j) = c_1^1(j-1) \cdot s_0(j) + c_0(j) \text{ for } (c_1^1(0) = 1) \qquad _{4(c)}$$

$$c(j) = c_1^0(j)$$
 if $(c_{in} = 0)$ 4(d)

$$c(j) = c_1^1(j)$$
 if (c_{in}) 4(e)

$$(n-1)$$

4(f)

 $s(0) = s_0(0) \oplus c_{in}$ $s(i) = s_0(i) \oplus c(i-1)$ _{4(g)}

 $c_{out} = c$

III. MODIFIED STRUCTURE OF THE CSLA

The structure of the CSLA is modified based on the logic formulation given in equations (4a)–(4g) and that can be shown in Fig. 3.



Fig.3.Modified Structure of the Carry Select Adder

It contains one half sum generator (HSG) unit, one full sum generator (FSG) unit, one carry generator (CG) unit and one carry select (CS) unit. The CG unit contains two carry generators (CG₀ and CG₁) for input-carry c_{in} = '0' and c_{in} = '1'. Two n-bit operands are given to the HSG unit and that can produce n-bit half-sum word s₀ and n-bit half-carry word c₀.The outputs of the HSG unit are given to both CG₀ and CG₁.The CG₀ generates the n-bit full-carry word c¹ for input carry '0'. The CG₁ generates the n-bit full carry word c¹ for input-carry '1'. The HSG unit gate level design is shown in Fig. 4. The optimization of the CG₀ and CG₁ logic circuits gives an advantage of the rigid input-carry bits. The optimized gate level designs of CG₀ and CG₁ are shown in Fig. 5 and Fig.6.



Fig.4.Structure of HSG unit

IJERTV5IS030262



Fig.5.Structure of CG 0 for input-carry = 0



Fig.6. Structure of CG $_1$ for input-carry = 1

Depending on control signal cin, one final carry word is selected using CS unit from the two carry words available at its input. If $c_{in}=0$, it selects c_1^0 otherwise, it selects c_1^1 . An n-bit 2-to-1 MUX is used to implement the CS unit. However, we observe from the CS unit truth table, carry words c_1^0 and c_1^1 follow a specific bit pattern. If $c_1^0(j) = 1^\circ$, then $c_1^1(j) = 1$, irrespective of $s_0(j)$ and $c_0(j)$, for $0 \le j \le n - 1$ 1. The CS unit logic optimization uses this feature. The optimized gate level design of the CS unit is shown in Fig. 7, which is composed of n AND-OR gates. The CS unit generates the final carry word c. The output carry cout is the MSB of c and (n - 1) LSBs of c are XORed with (n - 1)MSBs of half-sum (s_0) in the FSG and obtains (n - 1) MSBs of final-sum(s). The LSB of half sum (s₀) is XORed with c_{in} to acquire the LSB of s. The structure of the Final Sum Generator (FSG) is shown in Fig.8.



Fig.7.Structure of the CS unit



Fig.8.Structure of the FSG unit

IV.SQURE ROOT (SQRT) CSLA DESIGN

The multipath carry propagation feature of the CSLA is fully oppressed in the SORT-CSLA [6], which is collected of a chain of CSLAs. CSLAs with increasing size are used in the SQRT-CSLA design to remove the most consensus in the carry propagation path. The large-size adders are realized using SQRT CSLA with less delay than the same size single-stage CSLA. However, the carry propagation delay between the CSLA stages of SQRT-CSLA is crucial for the overall adder delay. The modified CSLA design is more favourable for area delay efficient implementation of SQRT CSLA than the existing CSLA designs, since the output carry is generated premature with multipath carry propagation feature .A 16-bit SQRT-CSLA design with modified CSLA structure is shown in Fig. 9, The 16-bit SQRT CSLA uses the 2-bit RCA, 2-bit CSLA, 3-bit CSLA, 4-bit CSLA and 5-bit CSLA. To exhibit the advantage of the modified CSLA design in SORT-CSLA, we calculate the area and delay of the modified CSLA design based SQRT CSLA and the conventional CSLA design based SQRT CSLA for bit-widths 16. The modified CSLA design based SQRT-CSLA design has less area than the existing SORT CSLA.



Fig.9.Structure of the SQRT CSLA

V.RESULTS AND PERFORMANCE ANALYSIS

We have verified the modified structure and existing structures of carry select adder by writing VHDL code, Simulated and Synthesized.

The simulation result of the carry select adder (CSLA) is shown in Fig.10.



Fig.10.Simulation Result of the CSLA

Table I and Fig.11 shows the comparison between the modified CSLA design, Conventional CSLA design and BEC based CSLA design in terms of Delay, Number of LUTs and Number of Slices.

TABLE I:Comparison	between	CSLA	Designs
--------------------	---------	------	---------

Design	Delay (ns)	No. of LUTs	No. of Slices
Conventional CSLA	10.382	27	15
BEC Based CSLA	13.767	27	15
Modified CSLA	12.738	25	14



Fig.11.Comparision Graph of CSLA structures

We have also verified the modified CSLA based 16bit SQRT CSLA design and conventional CSLA based 16bit SQRT CSLA by writing VHDL code, Simulated and Synthesized.

The simulation result of the SQRT CSLA is shown in Fig.12.

.

Name	Value	1,000 ns 1,500 ns
🕨 <table-of-contents> a[15:0]</table-of-contents>	0000000000010000	000000000000000000000000000000000000000
🕨 <table-of-contents></table-of-contents>	0000000000010000	000000000000000000000000000000000000000
> 🎽 s[15:0]	000000000100000	000000000000000000000000000000000000000
l <mark>la</mark> cout	0	
ll _o d	0	
0	0	
l ₀ 8	0	
ll ₀ c4	0	

Fig.12.Simulation Result of the SQRT CSLA

Table II and Fig.13 shows the comparison between the modified CSLA based 16-bit SQRT CSLA design, Conventional CSLA based 16-bit SQRT CSLA design in terms of Delay, Number of LUTs and Number of Slices.

TABLE II: Comparison between SQRT CSLA Designs

Design	Delay (ns)	No. of LUTs	No. of Slices
Conventional CSLA Based SQRT CSLA	15.434	37	22
Modified CSLA Based SQRT CSLA	16.33	34	21





VI.CONCLUSION

We analyzed the Conventional Carry Select Adder (CSLA) and Binary to Excess-1 converter (BEC) based CSLA contained logic operations and recognize the superfluous logic operations. The conventional CSLA contained superfluous logic operations are removed and introduce new logic operations for carry select adder. The carry select (CS) operation is performed before the calculation of final sum in newly introduced logic operations. We modify the design of carry select adder using newly introduced logic operations based logic units From the synthesis results, the modified structure of CSLA yields significantly less area than the conventional CSLA and BECbased CSLA. Due to the small carry-output delay, the modified CSLA design is most suitable for square-root (SQRT) CSLA. The modified CSLA based SQRT CSLA design yields less area than the existing SORT CSLA designs.

REFERENCES

- Mohanty and Patel, "Area-Delay-Power Efficient Carry-Select Adder" IEEE Transactions on Circuits and Systems-II: express briefs, vol. 61, no. 6, june 2014
- [2] K. K. Parhi, VLSI Digital Signal Processing. New York, NY, USA: Wiley, 1998.
- [3] A. P. Chandrakasan, N. Verma, and D. C. Daly, "Ultralow-power electronics for biomedical applications," Annu. Rev. Biomed. Eng., vol. 10, pp. 247–274, Aug. 2008.
- [4] O. J. Bedrij, "Carry-select adder," IRE Trans. Electron. Comput., vol. EC-11, no. 3, pp. 340–344, Jun. 1962.
- [5] Y. Kim and L.-S. Kim, "64-bit carry-select adder with reduced area," Electron. Lett., vol. 37, no. 10, pp. 614–615, May 2001.
- [6] Y. He, C. H. Chang, and J. Gu, "An area-efficient 64-bit square root carry select adder for low power application," in Proc. IEEE Int. Symp. Circuits Syst., 2005, vol. 4, pp. 4082–4085.
- [7] B. Ramkumar and H. M. Kittur, "Low-power and area-efficient carryselect adder," IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 20, no. 2, pp. 371–375, Feb. 2012.
- [8] I.-C. Wey, C.-C. Ho, Y.-S. Lin, and C. C. Peng, "An area-efficient carry select adder design by sharing the common Boolean logic term," in Proc. IMECS, 2012, pp. 1–4.
- [9] S. Manju and V. Sornagopal, "An efficient SQRT architecture of carry select adder design by common Boolean logic," in Proc. VLSI ICEVENT, 2013, pp. 1–5.
- [10] B. Parhami, Computer Arithmetic: Algorithms and Hardware Designs, 2nd ed. New York, NY, USA: Oxford Univ. Press, 2010.



D. Durga Prasad was born in A.P. India, Completed M.Tech in VLSI System Design (VLSISD) at Swarnandhra college of Engineering, Seetharampuram in the year of 2015 and B.Tech from Vishnu Institute of Technology in the year of 2013 in Electronics &Communication engineering. Presently working as an Assistant Professor in Vishnu Institute of Technology, Bhimavaram ,A.P, India. His research interests in VLSI Design and Communication Systems.



A. M. V. Pathi born in A. P., India. Completed M. Tech. & B. Tech. from Swarnandhra College of Engineering and Technology, Seetharampuram. Presently working as Asst. Prof in Vishnu Institute of Technology, Bhimavaram. His Research work interests in VLSI design





Ch. Rama Krishna was born in A.P, India. And he completed his M.Tech in JNTUK in 2008. and he has totally 11 years experience. Presently he is working as Associate professor in VIT, Bimavaram. His area of research is Antenna and wave propagation.

C V Pradeep Kumar Reddy, was born in A.P, India, Completed M.Tech in EMBEDDED SYSTEMS at SRM University, Chennai in the year of 2012 and B.E from P B College of Engineering in the year of 2007 in Electronics& Communication Engineering. He worked as an Assistant Professor in WISE and presently working as an Assistant Professor in Vishnu Institute of Technology, Bhimavaram, A.P, India. His research interests in VLSI Design and Embedded Systems.