

# A Review Paper on Design of Efficient two Stage Power Amplifier using 65nm CMOS Technology

Miss. Priyanka V. Ingole  
Student of M. E. Electronics & Telecommunication,  
Department of Electronics & Telecommunication Engineering,  
G. H. Rasoni College of Engineering,  
Amravati, Maharashtra

Prof. A. O. Vyas  
Faculty of Electronics & Telecommunication,  
Department of Electronics & Telecommunication Engineering,  
G. H. Rasoni College of Engineering,  
Amravati, Maharashtra

**Abstract**— In the modern Era, VLSI design is one of the paradigms to have low noise, high power and small chip area. The design of CMOS power amplifier is an effort in this domain which is applicable for wireless communication system. The proposed design employ switching mode of two stage power amplifier to exploit its soft switching property to achieve high output power and high efficiency.

The two stage power amplifier for various communication applications in 65nm CMOS technology is proposed to be designed. The functionality of proposed design of two stage power amplifier will be verified for parameters like high output power and high efficiency. The main emphasis is on achieving high gain with low return losses.

The layout of the proposed two stage power amplifier will be tried to have minimum design area with improved parameters as compared to previous literature reviewed designs.

## I. INTRODUCTION

In the modern Era, VLSI design is one of the paradigms to have low noise, high power and small chip area. The design of CMOS power amplifier is an effort in this domain which is applicable for wireless communication system.

RF amplifiers are electronic devices that accept a varying input signal and produce an output signal that varies in the same way as the input, but that has larger amplitude. RF amplifiers generate a completely new output signal based on the input, which may be voltage, current, or another type of signal. Usually, the input and output signals are of the same type; however, separate circuits are used. The input circuit applies varying resistance to an output circuit generated by the power supply, which smoothes the current to generate an even, uninterrupted signal. Depending on load of the output circuit, one or more RF pre-amplifiers may boost the signal and send the stronger output to a RF power amplifier (PA).

CMOS power amplifiers are integral parts in various analog and mixed-signal circuits and systems. The two-stage power amplifier is widely used because of its structure and robustness. In designing power amplifier, numerous electrical characteristics, e.g. gain, operating voltage, operating frequency, maximum output power all have to be taken into consideration.

In the proposed design our main aim is on implementation of high efficient two stage power amplifier in VLSI for various communication applications. We are using 65 nm CMOS technology for design of two stage CMOS power amplifier.

### 1.1 Block Diagram:




Figure 1.1. Block Diagram Of Complete Two Stage CMOS Power Amplifier

The above figure shows the functional block diagram of the designed two stage Power Amplifier. Input matching and Output matching networks are used at input and output stage respectively to minimize return losses which results in increased gain and output power. Input matching is done by calculation of input impedance using the ratio of the input voltage and input current. Passive elements having some impedance are connected at the input side forming an input matching network to match this impedance. The loss occurred in this part of the circuit due to improper matching is known as Input return loss and denoted as  $S(1,1)$ . The same concept is utilized to find  $S(2,2)$  at the output side. An interstage matching network is also used as two stages are used for power amplification. Driver stage and Power stage with the supply and bias network are main blocks of the power amplifier. A cascode topology is used in the driver stage and a basic power amplifier topology is used in the power stage.

## II. RELATED WORK

In the year of 2002, IEEE Journal of solid state circuits, Fully Integrated CMOS Power Amplifier Designed Using the Distributed Active-Transformer Architecture. A novel fully integrated single-stage circular geometry active-transformer (DAT) power amplifier implemented in a low-voltage CMOS process achieves 1.9-W output power with 41% (31% single-ended) PAE at 2.4 GHz. It had used as a 450-mW 2.4-GHz amplifier with 27% PAE using a 1-V supply. The circuit includes input and output matching to 50  $\Omega$ , requiring no external components & output matching had been fabricated using 0.35- $\mu\text{m}$  CMOS transistors. It achieves a power added efficiency (PAE) of 41% at this power level. I.[1]

In the year of 2007 IEEE Custom Intergrated Circuits Conference (CICC), A fully integrated 90nm CMOS PA capable of delivering 6.7 dBm of linear power in the 60 GHz band has been demonstrated. The PA has a measured efficiency of 20% and is appropriate as a pre-driver or for short range mm-wave transmitter applications. This amplifier can be used as a pre-driver or as the main PA for short range wireless communication. The output power had been boosted with on-chip or spatial power combining.[2]

In 2010 IEEE International Conference, The paper presented a 2.4 GHz fully integrated CMOS power amplifier using capacitive cross coupling, fabricated in 0.18  $\mu\text{m}$  CMOS with 3.3V supply voltage.  $\text{PAE}_{\text{max}}$  and PAE at 1db compression point are 34.3% and 26.8%.  $P_{1\text{db}}$ ,  $P_{\text{sat}}$  and PG are 25.2dBm, 27.7dBm and 26.5dB.[3]

In October 2012, a fully integrated linear and efficient PA in 0.25-  $\mu\text{m}$  SiGe:C BiCMOS technology is presented and works at 2 GHz with a supply voltage of 2.5 V. The experimental results show a gain of 13 dB and a maximum output power of 23 dBm with a PAE of 38%. The efficiency enhancement is achieved using a switchable biasing and a reconfigurable output-matching network based on the available input power which is monitored by an on-chip envelope detector.[4]

In other October 2012 paper, the amplifier presented in this paper operates in saturation mode and regulates its bias current. The op-amp has 450mW power as well as 1.5V voltage. Its slew rate is 10volts/us than reported 450mW

power & 1.5 V voltage amplifiers at 0.5  $\mu\text{m}$  technology. The amplifier presented in this paper operates in saturation mode and regulates its bias current. When a signal is applied the current in the amplifier increases so that these amplifiers have very high driving current. The op-amp has low power as well as low voltage. [5]

In August 2013 paper, Authors had used 0.13 $\mu\text{m}$  bandwidth to achieve Output power of 20.028 dBm with high efficiency of 44.669% is obtained at 1dB compression point using CMOS device for the power amplifier. Driver stage as the input stage and power stage as the output stage are the two stages. A cascode topology is used in the driver stage and basic topology is used in the power stage [6]

In the Solid State Circuits, IEEE journal presents a 1 W, Class-E power amplifier That implemented on 0.35  $\mu\text{m}$  CMOS technology. At 2V supply and 1.98 GHz, The power amplifier achieves 48% power –added efficiency.[7]

As an improvement to the above literature reviews we will design a two stage power amplifier by using 65 nm CMOS technology for various communication applications.

## III. DESIGN METHODOLOGY

### Design Flow Graph:

Following steps are involved to obtain the proposed design.

- Schematic design for two stage power amplifier.
- Design for the driver stage of amplifier will be implemented first..
- Above design will be followed by design for the power stage of amplifier.
- Then it will be followed by impedance matching.
- Then biasing of circuit will be done.
- Finally simulation result will be achieved.




Figure 3.1: Flow Graph

## CONCLUSION

Various papers concluded that power amplifier is designed using different CMOS technology. As an improvement to the above literature reviews we will design a two stage power amplifier by using 65 nm CMOS technology for various communication applications.

Here we will design two stage power amplifier with improved parameters such as operating voltage, gain, frequency, efficiency with low return loss. We will try to find better result as compare to various literature.

## REFERANCES

- [1] Ichiro Aoki, Student Member, IEEE, Scott D. Kee, David B. Rutledge, Fellow, IEEE, and Ali Hajimiri, Member, IEEE, "Fully Integrated CMOS Power Amplifier Design Using the Distributed Active-Transformer Architecture", IEEE Journal Of Solid -State Circuits, Vol. 37, No. 3, March 2002.
- [2] Wei Wang and Y. P. Zhang, "0.18- $\mu$ m CMOS Push-Pull Power Amplifier With Antenna in IC Package", IEEE Microwave And Wireless Components Letters, Vol. 14, No. 1, January 2004
- [3] Babak Heydari, Mounir Bohsali, Ehsan Adabi and Ali M. Niknejad Department of Electrical Engineering and Computer Sciences University of California at Berkeley, Berkeley." A 60 GHz Power Amplifier in 90nm CMOS Technology", IEEE 2007 Custom Intergrated Circuits Conference (CICC)
- [4] Jee Young Hong, Dept of Phys, Electron, Tokyo, Inst. Of Technol, Tokyo, Japan, Imanishi, D; Okada, K; Matsuzawa, A, "A 2.4 GHz Fully Integrated CMOS power amplifier using Capacitive cross-coupling", IEEE Conference on Wireless Information Technology and Systems (ICWITS), 2010.
- [5] Hajir Hedayati, Student Member, IEEE, Mohamed Mobarak, Member, IEEE, Guillaume Varin, Philippe Meunier, Patrice Gamand, Senior Member, IEEE, Edgar Sánchez-Sinencio, Life Fellow, IEEE, and Kamran Entesari, Member, IEEE "A 2-GHz Highly Linear Efficient Dual-Mode BiCMOS Power Amplifier Using a Reconfigurable Matching Network", IEEE Journal Of Solid-State Circuits, Vol. 47, No. 10, October 2012.
- [6] Namsik Ryu, Jae-Ho Jung, and Yongchae Jeong, "High-Efficiency CMOS Power Amplifier Using Uneven Bias for Wireless LAN Application", ETRI Journal, Volume 34, Number 6, December 2012.
- [7] Shridhar R. Sahu and Dr. A. Y. Deshmukh "Design Of High Efficiency Two Stage Power Amplifier In 0.13 $\mu$ m RF CMOS Technology For 2.4 GHz WLAN Application" International Journal of VLSI design & Communication Systems (VLSICS) Vol.4, No.4, August 2013.