Design of Low Power Universal Asynchronous Receiver and Transmitter

Pranay Anand Tiwari
Department of Electronics Engineering
Harcourt Butler Technical University
Kanpur, India

Abstract - Power dissipation is one of the key challenges in Electronic Circuit design and their performance in portable applications. Among high performance and high-density chips for example processors, high power dissipation restricts the amount of on chip transistors and increases the demand of essential heat removal, and that lessen the performance and increases the cost and size of the system. Consequently, analysis, power estimation along with optimization are vital challenges for CMOS Circuit design. Dynamic power dissipation is occurred when there is switching activity at some nodes in a CMOS circuit. Dynamic power dissipation is directly proportional to activity switching rate. In this paper, precise and simple method has been proposed to minimize the dynamic power dissipation in UART.

Keywords – Dynamic power, switching activity rate, counter, protocol, data communication

I. INTRODUCTION

Speed, power consumption and area are some of the major quality matrix of any digital system. [1]. In CMOS circuit there are three kinds of power consumptions. Dynamic power consumption which occurs because of charging and discharging of the circuit capacitance, short circuit power intake results from the direct current flows from supply to ground while gate switching, lastly static power consumption which happens due to leakage current[2,3,4]. However dynamic power analysis of UART has not been given much attention by researchers [5,6,7,8]. UART which stands for Asynchronous Receiver and Transmitter is the electronic circuit which has been used for serial data communication using serial data communication protocol. The most important characteristics of UART are that it is used for short distance and consumes very low amount of energy[7]. There are multiple transmission modes in UART such as Simplex mode in which transmission is done, Half Duplex where at a time either it transmits or it receives and Full Duplex where both transmission and reception works simultaneously .This paper presents practical analysis technique of gate switching activity factor power consumption in UART.

UART Design comprises three major block as shown in figure 1- transmitter, receiver and baud Rate generator. In UART transmission, transmitter takes the data in parallel form and transfers the data in serial form and on the other end receiver process the data serially and converts it into parallel from. In order to get successful transmission in UART, baud rate for both transmission and receiving should be the same[7].

Dr. Rajani Bisht
Department of Electronics Engineering
Harcourt Butler Technical University
Kanpur, India




Fig. 1 UART Block Diagram [11]

In UART starting bit is fixed to LOW and that initiates bit synchronization of the word and at the receiver end it is followed by data word which signifies the data that will be transmitted. The least significant bit (LSB) is sent out first followed by next bit till the most significant bit (MSB) is transmitted .If parity is enabled it could be either odd parity or even parity. Stop bit is fixed to HIGH to provide word-framing which is used in bit synchronization at the receiver .Transmission is initiated with start bit -0 tailed by data bit and an optional parity bit which finally finishes with stop bit -1.[14]



Fig.2 UART Packet Configuration [9]

. Baud rate generator is a Pulse generator that generates a tick pulse or also known as frequency divider circuit. The standard baud rates at which UART operates are 1200, 4800, 9600, 19200, 38400 bps. Baud rate of receiver and transmitter must be same in order to ensure that the transmitter and receiver are synchronized and excluding the necessity of the clock. This module has a clock signal, reset signal as Input and tick signal as Output.[14]

II. PRINCIPLE OF SWITCHING RATE ACTIVITY

Since the value of input and output constantly changes, and circuit which comprises of capacitive loads at different points are charged and discharged, leads to power dissipation. This phenomenon is called switching power dissipation. A model of dynamic power dissipation analysis is shown in figure 3[13].

ISSN: 2278-0181




Fig 3. Dynamic power dissipation model [12]

Where Cload is the total output load capacitance and VDD is the supply voltage, f is a clock frequency. Power dissipation in CMOS inverter is

$$P_{d} = C \log^* V_{DD}^{2*} f \tag{1}$$

We know that dynamic power expression of an inverter whose load capacitance is Cload can be calculated with expression Cload* VDD²*f. In current scenario we have assumed that output is switching in rail to rail format and input is also switching in each clock cycle [12].

But in case of a complex circuit, for example in NAND gate apart from the output load we also have to consider the capacitance present at the other node of the gate.




Fig 4. Schematic of NAND gate[15]

Now this capacitance in the nodes is getting charged and discharged simultaneously and its also possible that while switching the clock the capacitance node of the gate is not switching so in this scenario concept of switching activity is introduced. switching activity factor determines actual number of power-consuming voltage transitions faced by the output capacitance in each clock cycle

For the complex logic gate, average power dissipation is [13]

$$P_{\text{avg}} = \left(\lim_{N \to \infty} \frac{n(N)}{N}\right) C_{\text{L}} V_{\text{dd}}^2 f. \tag{2}$$

Where, f is a clock frequency and n(N) is the number of 0-to-Vdd output transitions in the time interval [0,N], CL is the total output load capacitance VDD is the supply voltage. [13]

$$\alpha_{0\to 1} = \lim_{N\to\infty} \frac{n(N)}{N}.$$
 (3)

 α is the switching activity factor This provides the expected (average) value of the number of transitions in each clock cycle, which is known as the switching activity. Dynamic power consumption in complex logic gates is

$$P_{d} = \alpha_{0} C_{L} V_{dd}^{2} f + \sum_{i=1}^{k} \alpha_{i} C_{i} V_{i} V_{dd} f$$
(4)

where α_i is the switching activity at the ith internal node and α_0 is the switching activity on the output node, f is clock frequency. Here, it is presumed that there are k internal nodes. Algorithmic optimization can be used to minimize the switching activity in CMOS digital integrated circuits along with circuit level optimization. Due to transient switching activity of the CMOS device, dynamic component of power dissipation arises.

III. PROPOSED METHODLOGY

As we are aware that Baud rate Generator works as frequency divider circuit which consists of binary counter. One major characteristic of binary counter is that half of all sequential binary increment action requires that two or more counter bits must change. But this way of functioning has huge effect on switching activity at architectural level. We have applications where data modifies sequentially. In order to lessen the number of transitions we have used Gray code counter instead of binary counter in the baud rate generator. We can see the grey counter logic in figure 4




Fig 4 . RTL Design of Grey Co

IV. SIMULATION RESULTS

Simulation and synthesis has been done using Xilinx Vivado. In this simulation the baud rate generator which is

one of the block of an UART protocol has been designed by both binary counter and Gray counter as shown in figure 5 and 6.




Fig. 5. Proposed Design of Grey Counter




Fig.6 RTL Schematic of Baud Rate Generator using Grey Counter

The total on chip power, dynamic power and static power of UART which we have designed from binary counter is illustrated in Table 1 below.

TABLE I. Result Of UART Blocks Using Binary Counter

	Total On Chip Power(W)	Dynamic Power(W)	Static Power(W)
Baud Rate	4.100	4.010	0.090
Generator			
UART	0.550	0.468	0.082
Transmitter			
UART Receiver	0.381	0.299	0.081

And the total on chip power, dynamic power and static power of UART which we have designed from grey counter is illustrated in Table 2 below.

TABLE II. Result Of UART Blocks Using Grey Counter

	Total On Chip Power(W)	Dynamic Power(W)	Static Power(W)
Baud Rate Generator	1.505	1.421	0.084
UART	0.351	0.269	0.082
Transmitter			
UART	0.151	0.070	0.081
Receiver			

V. CONCLUSION

As per the simulation results comparing the binary coding with Gray coding we can come to the conclusion that it helps in reducing the state switching considerably and Power optimization is up to 36.1 % for transmitter and 61.6 % for Receiver.

REFERENCES

[1] G. C. Manjunatha and R. P. Singh, "Low Power VLSI Design for Power and Area Effective Utilisation of Carry Select Adder," 2017 International Conference on Current Trends in

ISSN: 2278-0181

- Computer, Electrical, Electronics and Communication (CTCEEC), 2017, pp. 606-610, doi: 10.1109/CTCEEC.2017.8455052.
- [2] E. Macii and M. Poncino, "Power consumption of static and dynamic CMOS circuits: a comparative study," 2nd International Conference on ASIC, 1996, pp. 425-427, doi: 10.1109/ICASIC.1996.562843
- [3] P. S. Chauhan, N. Maheshwari and D. K. Panda, "Low power CMOS NAND gate using DVS and mutithreshold CMOS technique," 2017 International Conference on Information, Communication, Instrumentation and Control (ICICIC), 2017, pp. 1-4, doi: 10.1109/ICOMICON.2017.8279016.
- [4] A. Alvandpour, P. Larsson-Edefors and C. Svensson, "Separation and extraction of short-circuit power consumption in digital CMOS VLSI circuits," *Proceedings. 1998 International Symposium on Low Power Electronics and Design (IEEE Cat. No.98TH8379)*, 1998, pp. 245-249, doi: 10.1145/280756.280919.
- [5] K. Kumar, A. Kaur, B. Pandey and S. N. Panda, "Low Power UART Design Using Different Nanometer Technology Based FPGA," 2018 8th International Conference on Communication Systems and Network Technologies (CSNT), 2018, pp. 1-3, doi: 10.1109/CSNT.2018.8820281
- [6] V.Thirunavukkarasu, R. Saravanan and V. Saminadan, "Performance of low power BIST architecture for UART," 2016 International Conference on Communication and Signal Processing (ICCSP), 2016, pp. 2290-2293, doi: 10.1109/ICCSP.2016.7754103.
- [7] A. K. Gupta, A. Raman, N. Kumar and R. Ranjan, "Design and Implementation of High-Speed Universal Asynchronous Receiver and Transmitter (UART)" 2020 7th International Conference on Signal Processing and Integrated Networks (SPIN), 2020, pp. 295-300, doi: 10.1109/SPIN48934.2020.9070856
- [8] Shihua Tong, "Design and simulation analysis of UART IP Core," 2011 Second International Conference on Mechanic

- Automation and Control Engineering, 2011, pp. 5685-5688, doi: 10.1109/MACE.2011.598831
- [9] S. Harutyunyan, T. Kaplanyan, A. Kirakosyan and A. Momjyan, "Design And Verification Of Autoconfigurable UART Controller," 2020 IEEE 40th International Conference on Electronics and Nanotechnology (ELNANO), 2020, pp. 347-350, doi: 10.1109/ELNANO50318.2020.9088789.
- [10] U. Nanda and S. K. Pattnaik, "Universal Asynchronous Receiver and Transmitter (UART)," 2016 3rd International Conference on Advanced Computing and Communication Systems (ICACCS), 2016, pp. 1-5, doi: 10.1109/ICACCS.2016.7586376.
- [11] D. Bhadra, V. S. Vij and K. S. Stevens, "A low power UART design based on asynchronous techniques," 2013 IEEE 56th International Midwest Symposium on Circuits and Systems (MWSCAS), 2013, pp. 21-24, doi: 10.1109/MWSCAS.2013.6674575.
- [12] Sung Mo Kang, Yusuf Leblebici, "CMOS digital integrated circuits: Analysis and design (3rd Edition)," McGraw-Hill Science/Engineering / Math, 2003, pp. 451-482.
- [13] Pal, Ajit (2015). Low-Power VLSI Circuits and Systems // 10.1007/978-81-322-1937-8, .doi:10.1007/978-81-322-1937-8
- [14] Pong P. Chu, FPGA Prototyping by Verilog Examples: Xilinx Spartan-3 Version ISBN: 978-1-118-21061-1 September 2011
- [15] W. Ibrahim and V. Beiu, "Reliability of NAND-2 CMOS gates from threshold voltage variations," 2009 International Conference on Innovations in Information Technology (IIT), 2009, pp. 135-139, doi: 10.1109/IIT.2009.5413631.