ICONNECT - 2k18 Conference Proceedings

Leakage Current Reduction using Hybrid **Multicarrier Modulation in a Transformerless** Cascaded Multilevel Inverter for a PV System

S. Gokulakannan ¹, S. Bharanidharan ¹, D. Selvakumar ¹, S. Dhineshkumar ¹, Mr. P. Maniraj ² ¹UG Scholar, Department of EEE, M.Kumarasamy College of Engineering, Karur. ²Assistant Professor, Department of EEE, M.Kumarasamy College of Engineering, Karur

Abstract— This paper proposes a hybrid multicarrier pulse width modulation (H-MCPWM) technique to leakage current reduction using hybrid multicarrier modulation in a transformerless cascaded multilevel inverter (PV) systems. The transformerless PV inverter topology has the advantage of simple structure, low weight and provides higher efficiency. However, the topology makes a path for leakage current to flow through parasitic capacitance formed between the PV module and the ground. Without adding any new component we can reduce the leakage current. By using lesser number of carrier ensures low leakage current in the transformerless PV inverter system with simplicity in implementation of the modulation technique. Experimental prototype developed in the laboratory demonstrates the performance of the proposed modulation technique in reducing the leakage current.

I.INTRODUCTION

The total power generation from the photovoltaic (PV) system is relatively small as compared to other common energy resources due to its high installation cost. Reducing the PV system cost and increasing its efficiency have attained greater research interest. One of the solutions to reduce the cost of the PV power system is to remove transformer required in the output of the PV inverter [1]-[3]. Most of the national electricity regulatory authority made it compulsory to use transformer above certain threshold power in the system because it ensures galvanic isolation. However, the use transformers increases weight, size, and cost of the PV system, and reduces the power conversion efficiency. This has motivated the research community to work in transformerless PV system. The advancement of power electronics technology has made the use of transformerless PV inverter popular in kilo watt (kW) range by imposing standards such as DIN VDE 0126-1-1 [4], [5]. However removal of the transformer introduces harmful leakage current to flow through the parasitic capacitance which

This leakage current may increase the system losses, total harmonic distortion in the grid current, electromagnetic inferences, and safety concerns. The factors used to limit magnitude of the common mode voltage include nature of the output pulse width of the inverter, number of commutation, and grounding of the PV system [10].

The commercial transformerless centralized PV inverter has been successfully connected in roof-top projects with ratings above 10 MW and it is recognized by IEEE 1547 and other standards. This encourages the possibility to use transformer- less inverter topology for high-power applications. Next- generation PV inverter has reached higher power ratings with modularity, and redundant topologies will be adopted in the design for reliability of the inverter. Traditional two- and three- level inverters are unable to provide high efficiency and grid code requirements for higher power and voltage ratings; there- fore, converter topologies for medium-voltage and megawatt- scale PV inverters are moving toward the multilevel structures. Among various multilevel inverters, cascaded H-bridge multi- level inverter has various advantages compared to other topologies. This use of cascaded H-bridge multilevel inverter opens up the option to eliminate the transformer from the PV system. In general, following two well-established modulation techniques are available for the multilevel inverter topologies which provide constant common mode voltage: space vector modulation (SVM) and multicarrier pulse width modulation (MCPWM). The SVM technique is more constructive from the view of switching timings. The switching sequence and modulation can be decided by the users, but it requires regress effort for implementation. In, the author has demonstrated the use of SVM to reduce the leakage current in transformer- less PV inverter topology by placing zero active vectors at appropriate switching instants. However, selection of switching states is not easy for practical implementation. The MCPWM technique eliminates the problem of common mode voltage applied in the neutral clamped multilevel inverter, which increases the computational burden due to more number of carrier signals.

In authors have reported the effect of common mode voltage using bipolar and unipolar modulation schemes on the neutral point clamped multilevel inverter and cascaded H-bridge multilevel inverter. As the level of cascaded H-bridge multilevel inverter increases, it is expected to get reduction in leakage current, and further studies are required to know the relation between the modulation strategy and the leakage current.

ICONNECT - 2k18 Conference Proceedings




Fig 1: PV-supported transformerless single-phase five-level cascaded multilevel inverter.

The cascaded H-bridge multilevel inverter has the advantages of less leakage current as compared to the conventional single H-bridge inverter due to reduced value of dc-link voltage per bridge. The common multicarrier modulation techniques used in the transformerless cascaded H-bridge multilevel PV inverter topologies introduce common mode voltage.

This letter proposes a hybrid multicarrier pulse width modulation (H-MCPWM) technique to reduce leakage current in transformerless cascaded H-bridge multilevel inverter for PV systems. When the common mode voltage changes in a large step value, it induces high leakage current in the PV system through the parasitic capacitance between the PV module and the ground. The reduced voltage transition in the common mode voltage reduces the leakage current. It is easy to implement the proposed modulation technique without much complexity and require half the number of carriers as required in the conventional MCPWM techniques.

II. CASCADED MULTILEVEL INVERTER AND HYBRID MULTICARRIER MODULATION SCHEME FOR CONSTANT COMMON MODE VOLTAGE

Fig. 1 shows the PV-supported single-phase five-level cascaded H-bridge inverter topology, where two H-bridges are connected in cascade and provides a common output. The configuration of two cascaded H-bridges adds the output voltage of the upper and lower bridges to generate five-level stepped

output voltage at the ac side, i.e., $V_{\rm PV}$, $V_{\rm PV}$, $V_{\rm PV}$, $V_{\rm PV}$, $V_{\rm PV}$, and $V_{\rm PV}$. It is assumed that the grid does not contribute common mode voltage in the system [9]. The converter topology and modulation method have significant contribution in leakage current evaluation of the proposed modulation. The leakage current is produced in parasitic capacitance formed between the PV module and the ground, where common mode voltage is also induced at the same point. The mean value of voltage between outputs and a common reference point is common mode voltage gain.

The negative terminal of dc bus is called common reference point for both upper and lower H-bridge inverter. Because of similar rating PV module both upper and lower H-bridge assumed to be same. The current flows in a capacitor is always same. The $V_{\rm cm}$ for upper full-bridge is defined as follows

$$V_{cm} = V\alpha N + V\beta N/2$$
 ------1

where $V\alpha N$ and $V\beta N$ are the voltages between the mid-point of the upper H-bridge inverter legs to the negative terminal of the dc link, $V\alpha$ β is the voltage between the mid points of the two legs of the lower H-bridge inverter, and let Vo is the output voltage across the load. The leakage current mainly depends upon the magnitude of the inverter common mode voltage. In order to derive the expression of the common mode voltage in the cascaded multilevel inverter, the following equations can be written from Fig. 1:

$$V_{cm} + V_{aN} - V_L - V_O = 0$$
 -----2

$$V_{cm}\!+V_{\beta N}\!+V_L\!-V_{\alpha\,\beta}\ =0\ -\!\!\!-\!\!\!-\!\!\!-\!\!\!\!-3$$

The output voltage Vo has little effect on parasitic capacitance and hence it is neglected. It is assumed that the filter inductance L_s is considered the same in the two H-bridges for simplicity of the analysis and hence the voltage drop VL due to the inductance L_s in the two H-bridges is also assumed equal [3]. The expression of the common mode voltage can be obtained in (4) by adding (2) and (3) as follows:

$$2V_{cm} + V_{\beta N} + V_{\alpha N} - V_{\alpha \beta} = 0$$
-----4

The common mode voltage can be expressed as follows:

$$V_{cm} = V_{\alpha\beta} - V_{\alpha N} - V_{\beta N}/2 \qquad -----5$$

To minimize the leakage current flow through the parasitic capacitance, the common mode voltage is required to be maintained minimum during the switching instances. The minimum step value of the common mode voltage is defined by VPV /(n-1) in the MCPWM technique .

ISSN: 2278-0181

TABLE I
SWITCHING INSTANTS OF THE H-MCPWM TECHNIQUE FOR CONSTANT COMMON MODE VOLTAGE

Logic conditions	Switches on upper H-bridge				Switches on lower H-bridge				Common mode voltage
Mode-1: (0 to T/2)	S_{11}	S ₁₄	S ₁₃	S ₁₂	S ₂₁	S ₂₄	S ₂₃	S ₂₂	V _{c m}
$V_{c1} > V_{ref} < V_{c2}$	1	1	0	0	0	0	1	1	$2V_{\rm PV}/4$
$V_{c1} > V_{\mathrm{ref}} > V_{c2}$	0	1	0	1	0	0	1	1	$V_{ m PV}$ /4
V_{c1} < V_{ref} > V_{c2}	0	0	1	1	0	0	1	1	$2V_{PV}/4$
Mode-2: (T/2 to T)	S_{11}	S_{14}	S_{13}	S_{12}	S_{21}	S_{24}	S_{23}	S_{22}	_
$V_{c2} > V_{\mathrm{ref}} < V_{c1}$	1	1	0	0	0	0	1	1	$2V_{PV}/4$
$V_{c2} > V_{ref} > V_{c1}$	1	1	0	0	1	0	1	0	$V_{\rm PV}$ /4
$V_{c2} < V_{\mathrm{ref}} > V_{c1}$	1	1	0	0	1	1	0	0	0

In phase disposition multicarrier pulse width modulation (PD-MCPWM), the common mode $V_{\rm c\ m}$ varies in the band range of $\pm V_{\rm PV}/2$. However, in this modulation method, total (n-1) number of carrier signals are used, where n is the inverter level. The proposed H-MCPWM is the modified version of the phase opposite disposition (POD) pulse width modulation technique, where the number of carriers required is half of that required in POD PWM and therefore computational burden is reduced. In this modulation method, the carrier signals used are in-phase with each other. The phase of all the carriers is shifted by 180° after each halfcycle. Table I shows the different switching instants and their corresponding magnitude of CMV. It has six switching instants, in which one instant has zero CMV, three instants have $2V_{\rm PV}$ /4, and two instants have $V_{\rm PV}$ /4, CMV. There is no voltage transition in zero CMV. The CMV may take the values depending upon the inverter switch states selected since the voltage-source inverter cannot provide pure sinusoidal volt- ages and has discrete output voltage levels synthesized from the output voltage of the PV [10], [23]. The voltage transition depends upon the direction of the current in the inverter; hence, the proposed H-MCPWM modulation technique ensures the reduced common mode voltage generation in the band limit of maximum $\pm V_{PV}$ /4. The switching pattern of the proposed H- MCPWM technique for five-level cascaded multilevel inverter is illustrated in Fig. 2. The operation of the proposed H-MCPWM is divided into two modes of operation, i.e., mode-1 and mode-2, as explained next.

A. Mode-1 (0 to T/2)

In this mode, all the carrier signals are in-phase with each other, the three-level voltages, i.e., 0, $-V_{\rm PV}$ /2, and $-V_{\rm PV}$, are generated using following switching scheme:

1)When the reference signal $V_{\rm re~f}$ is smaller than the carrier signals $V_{c\,1}$ and $V_{c\,2}$, then the switches S_{11} , S_{14} , S_{23} , and S_{22} are turned ON and the complimentary switches, S_{13} , S_{12} , S_{21} , and S_{24} , are turned OFF. In this situation $V_{\alpha N} = V_{\rm PV}/2$, $V_{\beta N} = 0$, and the output voltage is $V_{\alpha\beta} = +V_{\rm PV}/2$. 2)When the reference signal $V_{\rm re~f}$ is greater the carrier signal $V_{c\,2}$, and lesser than the carrier signal $V_{c\,1}$,

then the switches S_{14} , S_{12} , S_{23} , and S_{22} are

turned ON and the complimentary switches S_{11} , S_{13} ,

 S_{21} , and S_{24} are turned OFF. In this situation $V_{\alpha N} = 0$, $V_{\beta N} = 0$, and the output voltage is $V_{\alpha \beta} = 0$.




Fig. 2. Switching pattern of the proposed H-MCPWM technique for the fivelevel cascaded multilevel inverter.

3) When both the carrier signals, V_{c1} and V_{c2} , are smaller than the reference signal $V_{\rm ref}$, then the switches, S_{13} , S_{12} , S_{23} , and S_{22} , are turned ON and the complimentary switches, S_{11} , S_{14} , S_{21} , and S_{24} , are turned OFF. In this situation $V_{\alpha N}=0$, $V_{\beta N}=V_{\rm PV}/2$, and the output voltage is $V_{\alpha\beta}=-V_{\rm PV}/2$.

B. Mode-2 (T/2 to T)

In this mode, all the carrier signals are phase shifted by 180° , the three-level voltages, i.e., 0, +VPV /2, and +VPV, are generated using following switching scheme.

- 1) When the reference signal $V_{\rm re}$ f is smaller than the carrier signals $V_{C\,1}$ and $V_{C\,2}$, then the switches, S_{11} , S_{14} , S_{23} , and S_{22} , are turned ON and the complimentary switches, S_{13} , S_{12} , S_{21} , and S_{24} , are turned OFF. In this situation V_{α} , $N_{\alpha}=0$, V_{β} , $N_{\alpha}=+V_{\rm PV}/2$, and the output voltage is V_{α} , $N_{\alpha}=-V_{\rm PV}/2$.
- 2) When the reference signal $V_{\text{re f}}$ is greater the carrier signals V_{C1} , and lesser than the carrier signal V_{C2} ,

ISSN: 2278-0181

the switches, S_{11} , S_{14} , S_{21} , and S_{23} , are turned ON and the complimentary switches, S_{13} , S_{12} , S_{22} , and S_{24} , are turned OFF. In this situation $V_{\alpha \ N} = +V_{\rm PV}/2$, V_{β} $V_{\beta} = +V_{\rm PV}/2$, and the output voltage is $V_{\alpha \ \beta} = 0$.

3) When both the carrier signals, V_{c1} and V_{c2} , are smaller than the reference signal $V_{\rm ref}$, then the switches, S_{11} , S_{14} , S_{21} , and S_{24} , are turned ON and the complimentary switches, S_{13} , S_{12} , S_{23} , and S_{22} , are turned OFF. In this situation $V_{\alpha \ N} = V_{\rm PV}/2$, $V_{\beta \ N} = 0$, and the output voltage is $V_{\alpha \ \beta} = +V_{\rm PV}/2$.

The summary of the switching instants employed in two modes of operation is presented in Table I. It is clearly visible from the previous discussion that the proposed H-MCPWM technique is able to generate five-level inverter output voltage and attain reduced common mode voltage in the band of maxi- mum $\pm V_{\rm PV}$ /4, which is superior to the conventional MCPWM technique.

III. RESULTS AND DISCUSSIONS

To validate the proposed H-MCPWM technique, a prototype model is developed in the laboratory. The system parameters used for the experimental studies consist of four AKSHAYA ASP-1250 solar PV modules (each module is rated for 50 W), dc-link capacitance (2200 μ F), ground resistance (10 Ω), parasitic capacitance (100 nF), switching frequency (3 kHz), and inductance (5 mH). The Mitsubishi make intelligent power modules (IPM), PM50RSD120 having IGBT switches is chosen for the H-bridge inverter. The multicarrier modulation techniques are implemented on XILINX XC3S1400A, field-programmable gate array (FPGA), which generates the gating signals for the switches of the IPM.

Fig. 3(a)-(c) shows the inverter output voltage, common mode voltage, output current and leakage current, respectively, for the PD-MCPWM, POD-MCPWM, and proposed H-MCPWM techniques, for the five-level inverter. It can be seen from the figure that the output voltages of the inverter have five voltage steps, i.e., +40 V, +20 V, 0, -20 V, and -40 V. It can be observed from Fig. 3(a) and (b), respectively, that the CMV is 35.2 V (peak) in the PD-MCPWM technique and 26.0 V (peak) in the POD-MCPWM technique. The proposed H-MCPWM technique produces CMV of 24.5 V (peak) as observed from Fig. 3(c). It is in good agreement with the theoretical aspects explained in the previous section that the PD-MCPWM technique varies in the band range of $\pm V_{PV}/2$ and hence, further reduction of CMV is not possible due to uncontrollable switching states. The H-MCPWM offers reduced magnitude of CMV to the band limit of maximum $\pm V_{PV}/4$. The proposed H-MCPWM provides reduced CMV during all the switching Instants; hence, it renders low leakage current flow through the parasitic capacitance.

The simulation results comparison of different multicarrier PWM techniques, PD and POD-MCPWM [24], and the proposed H- MCPWM, regarding total harmonic distortion of the inverter output voltage and current, common mode voltage, leakage current magnitude and number of carrier requirements, is shown in Table II.




Fig. 3. Inverter output voltage, common mode voltage, inverter output current, and leakage current for (a) PD-MCPWM, (b) POD-MCPWM, and (c) proposed H-MCPWM techniques.

Content	PD-MCPWM	POD-MCPWM	H-MCPWM	
Total harmonic distortion% (voltage)	30.29%	30.96%	27.41%	
Total harmonic distortion% (current)	4.71%	5.12%	4.25%	
Common mode voltage	High	Low	Low	
Leakage current (peak)	0.3 A	0.24 A	0.24 A	
Leakage current (rms)	0.098 A	0.078 A	0.070 A	
No of carrier required	4	4	2	

ICONNECT - 2k18 Conference Proceedings

ISSN: 2278-0181

Device Utilization Summary					
Logic Utilization	Used	Available	Utilization		
Number of Slice Flip Flops	296	9,312	3%		
Number of 4 input LUTs	605	9,312	6%		
Number of occupied Slices	454	4,656	9%		
Number of Slices containing only related logic	454	454	100%		
Number of Slices containing unrelated logic	0	454	0%		
Total Number of 4 input LUTs	662	9,312	7%		
Number used as logic	365				
Number used as a route-thru	57				
Number used as Shift registers	240				
Number of bonded IOBs	10	232	4%		
Number of BUFGMUXs	1	24	4%		
Average Fanout of Non-Clock Nets	2.36				

Device Utilization Summary					
Logic Utilization	Used	Available	Utilization		
Number of Slice Flip Flops	181	9,312	1%		
Number of 4 input LUTs	424	9,312	4%		
Number of occupied Slices	311	4,656	6%		
Number of Slices containing only related logic	311	311	100%		
Number of Slices containing unrelated logic	0	311	0%		
Total Number of 4 input LUTs	460	9,312	4%		
Number used as logic	304				
Number used as a route-thru	36				
Number used as Shift registers	120				
Number of bonded IO8s	6	232	2%		
Number of BUFGMUXs	1	24	4%		
Average Fanout of Non-Clock Nets	2.75				

Fig. 4. FPGA device utilization summary report: (a) MCPWM (both PD and POD) techniques, and (b) proposed H-MCPWM technique.

The parameters used in simulation are: PV output voltage of 120 V across the dc link of each H-bridge, parasitic capacitance (0.1 μ F), modulation index (0.9), filter inductance (1.8 mH), and load (20 Ω). The table clearly shows the advantage of the proposed H-MCPWM as compared to the other multicarrier PWM techniques. Also the proposed H-MCPWM has less computational burden, as compared to the conventional MCPWM. To show this, the digital processor utilization summary report for XILINX XC3S1400A FPGA is shown in Fig. 4(a) and (b), respectively, for the MCPWM (same for both PD and POD) and for the proposed H-MCPWM techniques.

IV. CONCLUSION

This paper proposes a hybrid multicarrier pulse width modulation (H-MCPWM) technique to leakage current reduction using hybrid multicarrier modulation in a transformerless cascaded multilevel inverter (PV) systems. In order to reduced common mode voltage with simplicity in implementation of the modulation technique. It has been illustrated that the proposed modulation technique has less leakage current as compared to the two and three-level inverters. It is also observed that the proposed H-MCPWM offers less total harmonic distortion as compared to the conventional modulation methods. It uses only two carrier signals to generate the five-level inverter output which otherwise is four in other multicarrier modulation techniques.

REFERENCES

- [1] Gonzalez, J. Lopez, P. Sanchis, and L. Marroyo, "Transformerless inverter for single-phase photovoltaic systems," IEEE Trans. Power Electron., vol. 22, no. 2, pp. 693-697, Mar.
- Y. Wensong, L. Jih-Sheng, H. Qian, and C. Hutchens, "High-[2] efficiency MOSFET inverter with H6-type configuration for photovoltaic non isolated AC-module applications," IEEE Trans. Power Electron., vol. 26, no. 4, pp. 1253–1260, Apr. 2011.
- [3] Y. Zhou, W. Huang, P. Zhao, and J. Zhao, "A transformerless gridconnected photovoltaic system based on the coupled inductor single-stage boost three-phase inverter," IEEE Trans. Power Electron., vol. 29, no. 3, pp. 1041-1046, Mar. 2014.
- [4] L. Zhang, K. Sun, Y. Xing, and M. Xing, "H6 transformerless fullbridge PV grid-tied inverters," IEEE Trans. Power Electron., vol. 29, no. 3, pp. 1229–1238, Mar. 2014.
- [5] T. Kerekes, R. Teodorescu, P. Rodriguez, G. Vazquez, and E. Aldabas, "A new high-efficiency single-phase transformerless PV inverter topology," IEEE Trans. Ind. Electron., vol. 58, no. 1, pp. 184-191, Jan. 2011.
- [6] E. Koutroulis and F. Blaabjerg, "Design optimization of transformerless grid-connected PV inverters including reliability," IEEE Trans. Power Electron., vol. 28, no. 1, pp. 325–335, Jan. 2013.
- [7] L. June-Seok and L. Kyo-Beum, "New modulation techniques for a leakage current reduction and a neutral-point voltage balance in transformerless photovoltaic systems using a three-level inverter," IEEE Trans. Power Electron., vol. 29, no. 4, pp. 1720-1732, Apr.
- [8] Z. Li, S. Kai Sun, F. Lanlan, W. Hongfei, and X. Yan, "A family of neutral point clamped full-bridge topologies for transformerless photovoltaic gridtied inverters," IEEE Trans. Power Electron., vol. 28, no. 2, pp. 730–739, Feb. 2013
- [9] Ali, A. Nazar. "Cascaded Multilevel Inverters for Reduce Harmonic Distortions in Solar PV Applications." Asian Journal of Research in Social Sciences and Humanities 6.Issue: 11 (2016): 703-715.
- [10] Ali, A. Nazar. "A Single phase Five level Inverter for Grid Connected Photovoltaic System by employing PID Controller." African journal of Research 6.1 (2011): 306-315.
- [11] ali, A.Nazar. "A SINGLE PHASE HIGH EFFICIENT RANSFORMERLESSINVERTER FOR PV GRID CONNECTED POWER SYSTEM USING ISPWM TECHNIQUE." International Journal of Applied Engineering Research 10.ISSN 0973-4562 (2015): 7489-7496.
- [12] Ali, A. Nazar. "Performance Enhancement of Hybrid Wind/Photo Voltaic System Using Z Source Inverter with Cuk-sepic Fused Converter." Research Journal of Applied Sciences, Engineering and Technology 7.ISSN: 2040-7459; (2014): 3964-3970.
- [13] Ali, A. Nazar. "Ride through Strategy for a Three-Level Dual Z-Source Inverter Using TRIAC." Scientific Research publication 7.ISSN Online: 2153-1293 (2016): 3911-3921.
- [14] Ali, A. Nazar. "An ANFIS Based Advanced MPPT Control of a Wind-Solar Hybrid Power Generation System." International Review on Modelling and Simulations 7.ISSN 1974-9821 (2014): 638-643
- Nazar Ali, A. "Performance Analysis of Switched Capacitor [15] Multilevel DC/AC Inverter using Solar PV Cells." International Journal for Modern Trends in Science and Technology 3.05 (2017): 104-109.
- Ali, A.Nazar. "FPGA UTILISATION FOR HIGH LEVELPOWER [16] CONSUMPTION DRIVES BASEDONTHREE SINUSOIDAL PWM -VVVF CONTROLLER." International Journal of Communications and Engineering 4.Issue: 02 (2012): 25-
- [17] A.Nazar. "A SINGLE PHASE HIGH EFFICIENT TRANSFORMERLESS **INVERTER** FOR CONNECTED POWER SYSTEM USING ISPWM TECHNIQUE." International Journal of Applied Engineering Research 10.ISSN 0973-4562 (2015): 7489-7496.
- [18] JAIGANESH, R. "Smart Grid System for Water Pumping and Domestic Application using Arduino Controller." International Journal of Engineering Research & Technology (IJERT) 5.13
- Paull, M. Mano Raja, R. Mahalakshmi, M. Karuppasamypandiyan, [19] A. Bhuvanesh, and R. Jai Ganesh." Classification and Detection of Faults in Grid Connected Photovoltaic System."

ISSN: 2278-0181

- [20] Ganesh, Rajendran Jai, et al. "Fault Identification and Islanding in DC Grid Connected PV System." Scientific Research Publishing 7.Circuits and Systems, 7, 2904-2915. (2016): 2904-2915.
- [21] Jaiganesh, R., et al. "Smart Grid System for Water Pumping and Domestic Application Using Arduino Controller." International Journal for Modern Trends in Science and Technology 3.05 (2017): 385-390
- [22] Kalavalli, C., et al. "Single Phase Bidirectional PWM Converter for Microgrid System." International Journal of Engineering and Technology (IJET) ISSN: 0975-4024 Vol 5 No 3 Jun-Jul 2013.
- [23] Lilly Renuka, R., et al. "Power Quality Enhancement Using VSI Based STATCOM for SEIG Feeding Non Linear Loads." International Journal of Engineering and Applied Sciences (IJEAS) ISSN: 2394-3661, Volume-2, Issue-5, May 2015.
- [24] Karthikeyan,B. JEBASALMA. "RESONANT PWM ZVZCS DC TO DC CONVERTERS FOR RENEWABLE ENERGY APPLICATIONS ."International Journal of Power Control and Computation(IJPCSC)Vol 6. No.2 Jan-March 2014 Pp. 82-89@gopalax Journals, Singaporeavailable at :www.ijcns.com/ISSN: 0976-268X.
- [25] Gowri,N, et al. "Power Factor Correction Based BridgelessSingle Switch SEPIC Converter Fed BLDC
- [26] Motor."ADVANCES in NATURAL and APPLIED SCIENCES. ISSN: 1995-0772 AENSI PublicationEISSN: 1998-1090 http://www.aensiweb.com/ANAS2016 March 10(3): pages 190-197.
- [27] Ramkumar,R., et al." A Novel Low Cost Three Arm Ac AutomaticVoltage Regulator" ADVANCES in NATURAL and APPLIED SCIENCESISSN: 1995-0772 AENSI PublicationEISSN: 1998-1090 http://www.aensiweb.com/ANAS2016 March 10(3): pages 142-151.
- [28] Kodeeswaran, S., T. Ramkumar, and R. Jai Ganesh. "Precise temperature control using reverse seebeck effect." In Power and Embedded Drive Control (ICPEDC), 2017 International Conference on, pp. 398-404. IEEE, 2017.
- [29] Subramanian, AT Sankara, P. Sabarish, and R. Jai Ganesh. "An Improved Voltage follower Canonical Switching Cell Converter with PFC for VSI Fed BLDC Motor." *Journal of Science and Technology (JST)* 2, no. 10 (2017): 01-11.
- [30] Murugesan.S, R. Senthilkumar. "DESIGN OF SINGLE PHASE SEVEN LEVEL PV INVERTER USING FPGA." International Journal of Emerging Technology in Computer Science & Electronics, 2016, Vol.20, No.2, pp.207-2012.
 [31] S. Murugesan, C. Kalavalli, "FPGA Based Multilevel Inverter
- [31] S. Murugesan, C. Kalavalli, "FPGA Based Multilevel Inverter With Reduce Number of Switches For Photovoltaic System", International Journal of Scientific Research in Science, Engineering and Technology(IJSRSET), Print ISSN: 2395-1990, Online ISSN: 2394-4099, Volume 3 Issue 6, pp.628-634, September-October 2017.
- [32] Vikram, A. Arun, R. Navaneeth, M. Naresh Kumar, and R. Vinoth. "Solar PV Array Fed BLDC Motor Using Zeta Converter For Water Pumping Applications." *Journal of Science and Technology* (JST) 2, no. 11 (2017): 09-20.
- [33] Nagarajan, L. Star Delta Starter using Soft Switch for Low Power Three Phase Induction Motors. *Australian Journal of Basic and Applied Sciences*, 9(21), 175-178.
- [34] Vinusha, S., & Nagarajan, L. (2015). CURRENT SOURCE INVERTER FED INDUCTION MOTOR DRIVE USING MULTICELL CONVERTER WITH ANFIS CONTROL.
- [35] Nagarajan, L., & Nandhini, S. (2015). AN EFFICIENT SOLAR/WIND/BATTERY HYBRID SYSTEM WITH HIGH POWER CONVERTER USING PSO.
- [36] Subramanian, AT Sankara, P. Sabarish, and R. Jai Ganesh. "An Improved Voltage follower Canonical Switching Cell Converter with PFC for VSI Fed BLDC Motor." *Journal of Science and Technology (JST)* 2.10 (2017): 01-11.
- [37] Compensator, D. S. (2015). AN ADAPTIVE CONTROL AND IMPROVEMENT OF POWER QUALITY IN GRID CONNECTED SYSTEM USING POWER ELECTRONIC CONVERTERS.
- [38] Sabarish, P., Sneha, R., Vijayalakshmi, G., & Nikethan, D. (2017). Performance Analysis of PV-Based Boost Converter using PI Controller with PSO Algorithm. *Journal of Science and Technology (JST)*, 2(10), 17-24.