

Space Vectors Modulation for Dual Output Converters

K.L.N.Chaitanya¹
PG Student
CMR College of engg & technology

K.Srividya Savitri²
Assistant Professor
CMR College of engg & technology

R.Shirisha³
Assistant Professor
CMR College of engg & technology

Abstract—Recently, nine-switch inverter and nine-switch-z-source inverter have been proposed as dual output inverters. In this paper, the space vector modulation (SVM) of nine-switch inverter and nine-switch-z-source inverter is proposed. The proposed method increases the sum of modulation indices up to 15% in contrast with the conventional, scheme in which the sum of modulation indices is equal or less than one. The extra voltage available for a given input dc-voltage, translates to a higher torque—a critical factor for defining the capacity of products in marketplace. Also, in order to further reduce the cost of power devices and also thermal heat effect, and to reduce the number of semiconductor switching, specific SVM switching pattern is presented. This feature will be advantageous for high-power inverter applications where cost and efficiency are key decision factors. Furthermore, a novel SVM is proposed for minimizing total harmonic distortion. The performance of the proposed SVM for both nine-switch inverter and nine-switch-z-source inverter is verified by simulation. Experimental results validate the simulation results as well as the superiority of the proposed SVM.

Index Terms—Nine-switch inverter, nine-switch-z-source inverter, space vector modulation (SVM).

I. INTRODUCTION

INVERTERS are used as dc/ac converter and power controller for ac load such as motor drivers. In many cases, there are two or more ac loads, which require independent control. The conventional solution is to use separate inverters. This increases cost and volume of system. A dual output inverter has been presented in [1] using only nine semiconductor switches (see Fig. 1). This inverter is known as nine-switch inverter and is also used as an ac/ac converter in [2] and [3]. The nine-switch inverter is composed of two conventional inverters with three common switches. In nine-switch inverter, sum of modulation index of two outputs must be less than or equal to one. Therefore, voltage amplitude of outputs is smaller, compared with two separate inverters [4]. To remedy this problem, this paper proposes using an impedance source (z-source) network in front of nine-switch inverter as a dc/dc boost converter (see Fig. 2). Z-source network was used as front-end boost converter for a conventional inverter in [5], for the first time. This inverter was called z-source inverter and has been proposed for fuel cell, photovoltaic, and wind turbine systems [6]–[8]. The z-source network also was used in other converters such as three-level inverters [9], [10].

In [1], carrier-based pulsewidth modulation (PWM) methods have been proposed for nine-switch inverter. This paper proposes space vector modulation (SVM) methods for the aforementioned nine-switch and nine-switch-z-source inverters




Fig. 1. Nine-switch inverter.




Fig. 2. Nine-switch-z-source inverter.

. In order to reduce number of semiconductor switching and total distortion harmonic (THD), some specific switching patterns for SVM are proposed.

This paper is organized as follows. Section II describes the carrier-based PWM control method for nine-switch inverter. Section III describes the proposed SVM for nine-switch inverter, as well as two special SVMs with minimum switching number and THD. The proposed SVM is developed for nine-switch-z-source inverter in Section IV. Section V describes maximum gain. Finally, Section VI presents simulation and experimental results.

II. CARRIER-BASED PWM METHOD

The carrier-based PWM control method for nine-switch inverter is shown in Fig. 3. There are two reference signals (upper and lower) for each phase. The upper and lower reference signals are related to upper and lower outputs respectively. The




Fig. 3. Carrier-based PWM method for nine-switch inverter.




Fig. 4. Carrier-based PWM method switching vector.

gate signal for upper switch of a leg is generated by comparing the carrier signal and upper reference signal of the related phase (V_{refUJ}). Similarly, the gate signal for lower switch is generated from the carrier signal and lower reference signal of the related phase (V_{refLJ}). The gate signal for mid switch is generated by the logical XOR of the gate signals for upper and lower switches. With this method, always two switches are ON in each leg.

Fig. 4 shows carrier-based PWM method switching vectors. There are six vectors in each switching cycle for both outputs: two nonzero vectors, one zero vector 000, two nonzero vectors and one zero vector 111 {two active—short zero (000)—two active—long zero (111)}. In an active vector, output load is connected to the dc input source, while in a zero vector, the output load is short-circuited. When one of the outputs has an active or short zero (000) vector, the other output has long zero (111) vector.

III. SVM FOR NINE-SWITCH INVERTER

In regard to Fig. 3, each leg can be in three different semiconductors ON-OFF position. These position can be called $\{1\}$, $\{0\}$, and $\{-1\}$, as is illustrated in Table I. In Table I, J refers to leg $A, B,$ or C and U, M, L refers to upper, mid, and lower semiconductor, respectively.

TABLE I
SEMICONDUCTORS ON-OFF POSITION OF LEGS

	S_{JU}	S_{JM}	S_{JL}
1	ON	OFF	ON
0	OFF	ON	ON
-1	ON	ON	OFF

V_Z	V_{AU}	V_{AU}	V_Z	V_{AU}	V_{AU}	V_Z	V_{AL}	V_{AL}	V_Z	V_{AL}	V_{AL}	V_Z
$\frac{T_2}{4}$	T_1	T_2	$\frac{T_2}{2}$	T_2	T_1	$\frac{T_2}{2}$	T_3	T_4	$\frac{T_2}{2}$	T_4	T_3	$\frac{T_2}{4}$

Fig. 5. Typical SVM switching vector sequence.

TABLE II
SVM SWITCHING VECTORS

Vector	Leg A	Leg B	Leg C	Type
1	1	0	0	Upper Active
2	1	1	0	
3	0	1	0	
4	0	1	1	
5	0	0	1	
6	1	0	1	
7	-1	1	1	Lower Active
8	-1	-1	1	
9	1	-1	1	
10	1	-1	-1	
11	1	1	-1	
12	-1	1	-1	
13	1	1	1	Zero
14	0	0	0	
15	-1	-1	-1	

The combination of switching vector of both outputs in Fig. 4 creates a specific sequence as shown in Fig. 5. This sequence is used to design SVM method. There are 12 vectors in each switching cycle: {two upper active (V_{AU})—zero (V_Z)—two upper active (V_{AU})—zero (V_Z)—two lower active (V_{AL})—zero (V_Z)—two lower active (V_{AL})—zero (V_Z)}. The switching vectors are listed in Table II. The vectors V_1-V_6 are upper active vectors. In these vectors, the upper output is in active state, and the lower output is in zero state. There is an inverse logic in lower active vectors (V_7-V_{12}). In zero vectors ($V_{13}-V_{15}$), both outputs are in zero state.

Table II does not include all possible variations of switching states $\{1\}$, $\{0\}$, and $\{-1\}$. Since a vector including $\{-1\}$ and $\{0\}$ connects both loads to the dc source at the same time, the loads lose their independence and they cannot have independent frequencies. This is the reason for avoiding a vector that includes combinations of $\{-1\}$ and $\{0\}$.

In none of the switching vectors as listed in Table II, both outputs are not in an active state at the same time. However, in vectors including both $\{-1\}$ and $\{0\}$ such as $\{-1, 1, 0\}$, both outputs are in active state. These vectors are ignored because there are not all combinations of active vectors for both outputs. For example, if upper output be in active vector (110), lower output can be in vectors (000), (100), (010), or (110) as shown in Fig. 6. However, vectors (011), (001), and (101) are not available for lower output. Therefore, outputs cannot be controlled independently.




Fig. 6. Available switching vectors of nine-switch inverter while upper output is in active vector (1 1 0).




Fig. 7. Space vector diagrams for nine-switch inverter. (a) Upper output. (b) Lower output.

To determine the proper active vectors, two space vector diagrams are proposed as shown in Fig. 7. The diagrams (a) and (b) are used to determine the upper and lower active vectors, respectively. The SVM active vectors are determined with regard to location of upper reference signal (V_{refU}) in the diagram (a) and lower reference signal (V_{refL}) in the diagram (b). The reference signals for the upper and lower outputs are defined as

$$\bar{V}_{refU} = V_{refU} - \alpha_U \quad (1)$$

$$\bar{V}_{refL} = V_{refL} - \alpha_L \quad (2)$$

where

$$\alpha_U = 2\pi f_U t + \varphi_U \quad (3)$$

$$\alpha_L = 2\pi f_L t + \varphi_L \quad (4)$$

where f_U, f_L are the frequencies, and φ_U, φ_L are the phases. All zero vectors V_{13}, V_{14} , and V_{15} can be used for zero states. The type of zero vectors can be selected based on control goals and optimizations such as minimum number of semiconductor switchings.

The switching time intervals of vectors are calculated as

$$T_1 = \frac{\sqrt{3}}{2} m_U T \sin \left(\frac{\pi}{3} - \alpha_U \right) \quad (5)$$

V_{refU} in I, III or V					V_{refL} in I, III or V				
V_{13}	V_{AU2}	V_{AU1}	V_{AU1}	V_{AU2}	V_{13}	V_{AL1}	V_{AL2}	V_{AL2}	V_{AL1}
$\frac{T_0}{2}$	T_2	T_1	T_1	T_2	T_0	T_3	T_4	T_4	T_3
V_{refU} in II, IV or VI <th colspan="5">V_{refL} in I, III or V</th>					V_{refL} in I, III or V				
V_{13}	V_{AU1}	V_{AU2}	V_{AU2}	V_{AU1}	V_{13}	V_{AL1}	V_{AL2}	V_{AL2}	V_{AL1}
$\frac{T_0}{2}$	T_1	T_2	T_2	T_1	T_0	T_3	T_4	T_4	T_3
V_{refU} in I, III or V <th colspan="5">V_{refL} in II, IV or VI</th>					V_{refL} in II, IV or VI				
V_{13}	V_{AU2}	V_{AU1}	V_{AU1}	V_{AU2}	V_{13}	V_{AL2}	V_{AL1}	V_{AL1}	V_{AL2}
$\frac{T_0}{2}$	T_2	T_1	T_1	T_2	T_0	T_4	T_3	T_3	T_4
V_{refU} in II, IV or VI <th colspan="5">V_{refL} in II, IV or VI</th>					V_{refL} in II, IV or VI				
V_{13}	V_{AU1}	V_{AU2}	V_{AU2}	V_{AU1}	V_{13}	V_{AL2}	V_{AL1}	V_{AL1}	V_{AL2}
$\frac{T_0}{2}$	T_1	T_2	T_2	T_1	T_0	T_4	T_3	T_3	T_4

Fig. 8. SVM with reduced number of semiconductor switching.

$$T_2 = \frac{\sqrt{3}}{2} m_U T \sin(\alpha_U) \quad (6)$$

$$T_3 = \frac{\sqrt{3}}{2} m_L T \sin \left(\frac{\pi}{3} - \alpha_L \right) \quad (7)$$

$$T_4 = \frac{\sqrt{3}}{2} m_L T \sin(\alpha_L) \quad (8)$$

$$T_0 = T - T_1 - T_2 - T_3 - T_4 \quad (9)$$

where T_1, T_2 are the time interval of upper active vectors, T_3, T_4 are time of lower active vectors, T_0 is time of zero vectors and T is switching period. m_U and m_L are upper and lower modulation indices, respectively, and defined by

$$m_U = 2 \frac{V_{refU}}{V_i} \quad (10)$$

$$m_L = 2 \frac{V_{refL}}{V_i} \quad (11)$$

The sum of active vector time intervals must be less or equals to T . Thus, the following constrain must be satisfied (see Appendix):

$$(m_U + m_L) \leq \frac{2}{\sqrt{3}} \approx 1.155. \quad (12)$$

Equation (12) clearly indicates that in the proposed SVM scheme, sum of modulation indices increases about 15%—a very important feature to provide higher torque for a given input dc-voltage. In the case of washing machines, the above capability translates to higher machine capacity (in terms of cloth load) at high spin speed (e.g., 1800 r/min)—an important product feature in marketplace.

A switching vector sequence for the proposed SVM is shown in Fig. 8. This switching sequence is developed to reduce the number of semiconductor switching. The zero vectors are placed just between two upper and lower active vectors. In upper active vectors, legs are in state $\{1\}$ or $\{0\}$ and in lower active vectors,

V_{refU} in I, III or V					V_{refL} in I, III or V				
V_{AU2}	V_{AU1}	V_{14}	V_{AU1}	V_{AU2}	V_{AL1}	V_{AL2}	V_{15}	V_{AL2}	V_{AL1}
T_2	T_1	T_0	T_1	T_2	T_3	T_4	T_0	T_4	T_3
V_{refU} in II, IV or VI					V_{refL} in I, III or V				
V_{AU1}	V_{AU2}	V_{14}	V_{AU2}	V_{AU1}	V_{AL1}	V_{AL2}	V_{15}	V_{AL2}	V_{AL1}
T_1	T_2	T_0	T_2	T_1	T_3	T_4	T_0	T_4	T_3
V_{refU} in I, III or V					V_{refL} in II, IV or VI				
V_{AU2}	V_{AU1}	V_{14}	V_{AU1}	V_{AU2}	V_{AL2}	V_{AL1}	V_{15}	V_{AL1}	V_{AL2}
T_2	T_1	T_0	T_1	T_2	T_4	T_3	T_0	T_3	T_4
V_{refU} in II, IV or VI					V_{refL} in II, IV or VI				
V_{AU1}	V_{AU2}	V_{14}	V_{AU2}	V_{AU1}	V_{AL2}	V_{AL1}	V_{15}	V_{AL1}	V_{AL2}
T_1	T_2	T_0	T_2	T_1	T_4	T_3	T_0	T_3	T_4

Fig. 9. SVM with reduced THD.

legs are in state $\{1\}$ or $\{-1\}$. If V_{13} zero vector is placed between the active vectors, minimum number of switching is required. While if V_{14} or V_{15} zero vectors are used, number of switching is increased.

There are two odd active vectors ($V_1, V_3, V_5, V_8, V_{10}$, and V_{12}) and two even active vectors (V_2, V_4, V_6, V_7, V_9 , and V_{11}) in a switching sequence. In an even active vector, two legs are in state $\{1\}$, while in an odd active vector only one leg is in state

$\{1\}$. If even active vectors are placed next to V_{13} , number of switching will be reduced even more (see Fig. 8).

There are other possible switch generation methods too, e.g., a switching method, to reduce THD. To minimize THD, active vectors for each output should be centrally placed within the switching period [11]. Fig. 9 shows a switching vector sequence that shifts active vector into center of switching period, hence reducing THD. In this sequence, zero vectors are inserted between active vectors. In Fig. 9, V_{14} is inserted between upper active vectors and V_{15} is inserted between lower active vectors.

IV. NINE-SWITCH-Z-SOURCE INVERTER SVM

The nine-switch-z-source inverter is shown in Fig. 2. This inverter has an extra z-source network including two inductors (L_1 and L_2), two capacitors (C_1 and C_2) and a diode (D). The z-source network is similar to a dc/dc boost converter with [12]

$$V_i = B V_o \tag{13}$$

where V_o is input dc voltage and V_i is output of z-source network. B is known as boost factor and is given by following equation:

$$B = \frac{1}{1 - 2(T_{SC}/T)} \tag{14}$$

where T_{SC} is shoot-through time. In the shoot-through times, the output of z-source network is shorted through the switches of the inverter. During shoot-through state, since the inverter (output of z-source network) is shorted, inverter cannot have an active vector. Therefore a shoot-through state can only occur

TABLE III
SHOOT-THROUGH VECTORS OF NINE-SWITCH Z-SOURCE INVERTER

Vector	Leg A	Leg B	Leg C
16	2	2	2
17	2	2	0
18	2	2	1
19	2	2	-1
20	2	0	2
21	2	1	2
22	2	-1	2
23	0	2	2
24	1	2	2
25	-1	2	2
26	2	0	0
27	2	1	1
28	2	-1	-1
29	0	2	0
30	1	2	1
31	-1	2	-1
32	0	0	2
33	1	1	2
34	-1	-1	2

TABLE IV
ON-OFF POSITION OF SEMICONDUCTOR SWITCHES IN STATE $\{2\}$

	S_{JU}	S_{JM}	S_{JL}
2	ON	ON	ON

V_{refU} in I, III or V					V_{refL} in I, III or V									
V_{13}	V_{SCU}	V_{AU2}	V_{AU1}	V_{AU1}	V_{AU2}	V_{SCU}	V_{13}	V_{SCL}	V_{AL1}	V_{AL2}	V_{AL2}	V_{AL1}	V_{SCL}	V_{13}
$T_0/2$	T_2	T_1	T_1	T_2	$T_0/2$	T_0	T_3	T_4	T_4	T_3	T_3	T_4	T_3	$T_0/2$
V_{refU} in II, IV or VI					V_{refL} in I, III or V									
V_{13}	V_{SCU}	V_{AU1}	V_{AU2}	V_{AU2}	V_{AU1}	V_{SCU}	V_{13}	V_{SCL}	V_{AL1}	V_{AL2}	V_{AL2}	V_{AL1}	V_{SCL}	V_{13}
$T_0/2$	T_1	T_2	T_2	T_1	$T_0/2$	T_0	T_3	T_4	T_4	T_3	T_3	T_4	T_3	$T_0/2$
V_{refU} in I, III or V					V_{refL} in II, IV or VI									
V_{13}	V_{SCU}	V_{AU2}	V_{AU1}	V_{AU1}	V_{AU2}	V_{SCU}	V_{13}	V_{SCL}	V_{AL2}	V_{AL1}	V_{AL1}	V_{AL2}	V_{SCL}	V_{13}
$T_0/2$	T_2	T_1	T_1	T_2	$T_0/2$	T_0	T_4	T_3	T_3	T_4	T_4	T_3	T_4	$T_0/2$
V_{refU} in II, IV or VI					V_{refL} in II, IV or VI									
V_{13}	V_{SCU}	V_{AU1}	V_{AU2}	V_{AU2}	V_{AU1}	V_{SCU}	V_{13}	V_{SCL}	V_{AL2}	V_{AL1}	V_{AL1}	V_{AL2}	V_{SCL}	V_{13}
$T_0/2$	T_1	T_2	T_2	T_1	$T_0/2$	T_0	T_4	T_3	T_3	T_4	T_4	T_3	T_4	$T_0/2$

Fig. 10. Nine-switch-z-source inverter SVM with reduced switching.

when the inverter has a zero state. Table III shows all the vectors that the inverter includes zero state and the z-source network has a shoot-through state. These vectors are known as shoot-through vectors. There is a new state (state $\{2\}$) in Table III. The ON-OFF position of switches of a leg in state $\{2\}$ is shown in Table IV. All vectors of Table III can be used for generating

a shoot-through state.

Fig. 10 shows a SVM vector sequence for nine-switch inverter with reduced number of switching. The sequence is a modified version of Fig. 8. Two shoot-through vectors are placed in both sides of zero vector (V_{13}). Here, the shoot-through vector close to upper active vector is called upper shoot-through vector (V_{SCU}) and the shoot-through vector close to lower

TABLE V
DETERMINING UPPER AND LOWER SHOOT-THROUGH VECTOR WITH REDUCED NUMBER OF SWITCHING

Section of V_{refU}	V_{SCU}	Section of V_{refL}	V_{SCL}
I	V_{33}	I	V_{27}
II	V_{33}	II	V_{30}
III	V_{27}	III	V_{30}
IV	V_{27}	IV	V_{33}
V	V_{30}	V	V_{33}
VI	V_{30}	VI	V_{27}

TABLE VI
DETERMINING UPPER AND LOWER SHOOT-THROUGH VECTOR WITH REDUCED THD

Section of V_{refU}	V_{SCU}	Section of V_{refL}	V_{SCL}
I	V_{26}	I	V_{34}
II	V_{29}	II	V_{34}
III	V_{29}	III	V_{28}
IV	V_{32}	IV	V_{28}
V	V_{32}	V	V_{31}
VI	V_{26}	VI	V_{31}




Fig. 11. Nine-switch-z-source inverter SVM with reduced THD.

active vector is called lower shoot-through vector (V_{SCL}). All vectors listed in Table III can be used as the upper and lower shoot-through vectors. However, vectors V_{27} , V_{30} , and V_{33} are preferred because those vectors have only one state $\{2\}$ and need less switching. As shown in Fig. 10, even active vectors are placed close to shoot-through vectors (the reason described in Section III). In even active vectors, two legs are in state $\{1\}$ and one leg is in state $\{0\}$ or $\{-1\}$. On other hand, in shoot-through vectors V_{27} , V_{30} , and V_{33} , two legs are in state $\{1\}$ and one leg is in state $\{2\}$. To reduce the number of switching, the two legs in state $\{1\}$ must have the same state in an even active vector and shoot-through vector close to it. Table V can be used for shoot-through vectors selection.

For reducing THD, switching sequence shown in Fig. 11 is developed for nine-switch-z-source inverter. Similar to Fig. 9, zero vectors and shoot-through vectors are inserted between similar active vectors. Table VI can be used for shoot-through vector selection with reduced THD.

V. MAXIMUM GAIN

The magnitude of peak phase voltage of ac outputs of nine-switch inverter can be expressed by

$$V_{acU} = m_U \frac{V_i}{2} \quad (15)$$

$$V_{acL} = m_L \frac{V_i}{2} \quad (16)$$

According to (12), in nine-switch inverter, sum of modulation indices should be smaller than 1.15. If the same amplitude for both ac outputs is desired, we have

$$V_{acU_{max}} = V_{acL_{max}} = \frac{V_i}{2\sqrt{3}} \quad (17)$$

If amplitude of one of the outputs is set to zero, maximum amplitude of other output can be increased

$$V_{ac_{max}} = \frac{V_i}{3} \quad (18)$$

For nine-switch-z-source inverter, the magnitude of peak phase voltage of ac outputs can be expressed by

$$V_{acU} = \frac{V_o}{2} \quad (19)$$

$$Bm_U = \frac{V_o}{2} \quad (20)$$

$$V_{acL} = Bm_L$$

The voltage gains can be defined by [13]

$$G_U = Bm_U \quad (21)$$

$$G_L = Bm_L \quad (22)$$

Boost factor is limited by voltage rating of semiconductor switches (V_S). For a given voltage rating, maximum boost factor can be calculated by

$$B_{max} = \frac{V_S}{V_o} \quad (23)$$

Maximum voltage gain is determined by:

$$G_{max} = B_{max} m_{maxB} \quad (24)$$

where m_{maxB} is the maximum possible modulation index, when B is at its maximum value. If the same amplitude for both ac outputs is desired m_{maxB} can be calculated by

$$m_{maxB} = \frac{1}{2\sqrt{3}}(1/B_{max} + 1) \quad (25)$$

Thus

$$G_{max} = \frac{1}{2\sqrt{3}}(B_{max} + 1) \quad (26)$$

If amplitude of one of the outputs is set to zero, maximum possible modulation index for other output can be determined




Fig. 12. Maximum voltage gain (G_{max}) versus V_o (for nine-switch inverter) or V_i (for nine-switch-z-source inverter) for a given switch voltage rating (V_s). (a) Nine-switch inverter: equal maximum amplitudes. (b) Nine-switch-z-source inverter: equal maximum amplitudes. (c) Nine-switch inverter: maximum amplitude for one of the outputs. (d) Nine-switch-z-source inverter: maximum amplitude for one of the outputs.

TABLE VII
SIMULATION PARAMETERS

Parameter	Value	
Switching Frequency	3 kHz	
f_u	25 Hz	
f_l	50 Hz	
R_{load}	5.6 Ohm	
L_f	1 mH	
C_f	20 uF	
Nine-Switch Inverter	m_c	0.35
	m_l	0.55
Nine-Switch Z-Source Inverter	m_c	0.40
	m_l	0.35
	B	1.5

by

$$m_{max} \times B = \sqrt[3]{\frac{1}{B_{max}}} + 1 \quad (27)$$

Thus

$$G_{max} = \sqrt[3]{B_{max}} (B_{max} + 1). \quad (28)$$

Fig. 12 shows maximum possible voltage gains for a given switch voltage rating.

VI. SIMULATIONS AND EXPERIMENTAL RESULTS

The proposed SVMs are simulated for nine-switch inverter and nine-switch-z-source inverter. Prototypes of both converters also were built using DSP for verifying the proposed SVMs. Two similar resistive loads with LC filters are connected to the outputs of inverter. Simulation parameters are listed in Table VII.

The nine-switch inverter with input dc source of 150 V is simulated and implemented with reduced number of switching SVM. Figs. 13 and 14 show line-line voltage and phase voltage of both outputs, respectively. It can be seen that both outputs have expected frequencies. The load current is shown in Fig. 15. It can be seen that the load currents have nearly sinusoidal waveforms.





Fig. 13. (a) Line voltage of nine-switch inverter (simulation). (b) Line voltage of nine-switch inverter (experimental), (50 V/DIV, 10 ms/DIV).





Fig. 14. (a) Phase voltage of nine-switch inverter (simulation). (b) Phase voltage of nine-switch inverter (Experimental), (50 V/DIV, 10 ms/DIV).

In second simulation, a z-source network including $L_1 = L_2 = 2$ mH and $C_1 = C_2 = 2.2$ mF was added to nine-switch inverter. An input dc source of 100 V is used. To boost input voltage to 150 V, T_{SC} / T was set to 0.166 considering (14). The output of z-source network (V_i) is shown in Fig. 16. As expected, V_i magnitude changes between 0 and 150 V, respectively. Fig. 17 shows z-source network capacitor voltages. The voltage is equal to expected value of 125 V. Capacitor voltage is $0.5 (V_o + V_i)$, as described in [5].




Fig. 15. (a) Output currents of nine-switch inverter (simulation). (b) Output currents of nine-switch inverter (experimental), (2 A/DIV, 10 ms/DIV).




Fig. 16. Output voltage of z-source network (simulation).

phase voltage of both outputs, respectively. The load current is seen in Fig. 20.

Number of switching of semiconductors for nine-switch inverter and z-source-nine-switch inverter using carrier-based PWM and the proposed SVMs are shown in Table VIII. Number of switching for 0.1 s with parameters of Table VII is calculated. As seen in Table VIII, number of switching is considerably reduced using proposed SVMs.

Fig. 21 shows THD of load current versus load current magnitude for four different cases: 1) carrier-based PWM, 2) minimum number of switching SVM, 3) reduced THD SVM, and 4) six switch inverter with SVM. Note that, for six switch inverter, dc bus voltage is set to 75 V, while for nine-switch inverters; dc bus voltage is set to 150 V. It is seen that the reduced THD SVM has best harmonic performance for nine-switch inverters. As seen in Fig. 21, six-switch inverter has better harmonic performance.




Fig. 17. (a) Capacitor voltage of nine-switch-z-source inverter (simulation). (b) Capacitor voltage of nine-switch-z-source inverter (experimental), (50 V/DIV, 1 ms/DIV).






Fig. 18. (a) Line voltage of nine-switch-z-source inverter (simulation). (b) Line voltage of nine-switch-z-source inverter (experimental), (50 V/DIV, 10 ms/DIV).




(a)




(b)

Fig. 19. (a) Phase voltage of nine-switch-z-source inverter (simulation). (b) Phase voltage of nine-switch z-source inverter (experimental), (50 V/DIV, 10 ms/DIV).



(a)



(b)

Fig. 20. (a) Output currents of nine-switch-z-source inverter (simulation). (b) Output currents of nine-switch-z-source inverter (experimental), (3 A/DIV, 10 ms/DIV).

TABLE VIII
NUMBER OF SEMICONDUCTOR SWITCHING

	SPWM	SVM (Minimum Switching)	SVM (Minimum THD)
Nine-Switch Inverter	3600	2400	3400
Z-Source Nine-Switch Inverter	5400	2400	3400




Fig. 21. THD of load current of nine-switch inverter and six-switch inverter.

Main reason is that in nine-switch inverter, active vectors are not centered within the switching period.

VII. CONCLUSION

In this paper, the SVM of nine-switch inverter and nine-switch-z-source inverter was proposed. Switching sequence of the proposed SVM is composed of the upper active vectors, the lower active vectors and the zero vectors. The upper and lower active vectors are determined via two space vector diagram. The proposed SVM increases sum of modulation indices up to 15%, an important feature in providing higher torque for a given input dc-voltage. The proposed SVM is also developed for nine-switch-z-source inverter via extra shoot-through vectors. For both inverters, two SVM algorithms are developed to reduce THD and number of semiconductor switching.

The proposed SVMs were simulated for both nine-switch inverter and z-source nine-switch inverter. An experimental setup was developed using a digital signal processor (DSP). The performance of the proposed SVMs was verified using computer simulation, and it was validated using experimental data.

REFERENCES

- [1] T. Kominami and Y. Fujimoto, A novel nine-switch inverter for independent control of two three-phase loads, in Proc. IEEE Ind. Appl. Soc. Annu. Conf. (IAS), 2007, pp. 23462350.
- [2] C. Liu, B. Wu, N. Zargari, and D. Xu, A novel three-phase three-leg AC/AC converter using nine IGBTs, IEEE Trans. Power Electron., vol. 24, no. 5, pp. 11511160, May 2009.
- [3] C. Liu, B. Wu, N. Zargari, and D. Xu, A novel nine-switch PWM rectifier inverter topology for three-phase UPS applications, J. Eur. Power Electron. (EPE), vol. 19, no. 2, pp. 110, 2009.
- [4] K. Oka, Y. Nozawa, R. Omata, K. Suzuki, A. Furuya, and K. Matsuse, Characteristic comparison between ve-leg inverter and nine-switch inverter, in Proc. Power Convers. Conf., Nagoya, 2007, pp. 279283.
- [5] F. Z. Peng, Z-source inverter, IEEE Trans. Ind. Appl., vol. 39, no. 2, pp. 504510, Mar./Apr. 2003.
- [6] F. Z. Peng, M. Shen, and K. Holland, Application of Z-source inverter for traction drive of fuel cell battery hybrid electric vehicles, IEEE Trans. Power Electron., vol. 22, no. 3, pp. 10541061, May 2007.
- [7] Y. Huang, M. Shen, and F. Z. Peng, A Z-source inverter for residential photovoltaic systems, IEEE Trans. Power Electron., vol. 21, no. 6, pp. 17761782, Nov. 2006.
- [8] S. M. Dehghan, M. Mohamadian, and A. Yazdian, A new variable speed wind energy conversion system using permanent magnet synchronous generator and Z-source inverter, IEEE Trans. Energy Convers., vol. 24, no. 2, Sep. 2009.
- [9] P. C. Loh, S. W. Lim, F. Gao, and F. Blaabjerg, Three-level Z-source inverters using a single LC impedance network, IEEE Trans. Power Electron., vol. 22, no. 2, pp. 706711, Mar. 2007.
- [10] P. C. Loh, F. Gao, and F. Blaabjerg, Topological and modulation design of three-level Z-source inverters, IEEE Trans. Power Electron., vol. 23, no. 5, pp. 22682277, Sep. 2008.
- [11] P. C. Loh, D. M. Vilathgamuwa, Y. S. Lai, and G. T. Chua, Pulse-width modulation of Z-source inverters, IEEE Trans. Power Electron., vol. 20, no. 6, pp. 13461355, Nov. 2005.
- [12] Y. Tang, S. Xie, C. Zhang, and Z. Xu, Improved Z-source inverter with reduced Z-source capacitor voltage stress and soft-start capability, IEEE Trans. Power Electron., vol. 24, no. 2, pp. 409415, Feb. 2009.
- [13] F. Z. Peng, M. Shen, and Z. Qian, Maximum boost control inverter, IEEE Trans. Power Electron., vol. 20, no. 4, pp. 833838, Jul. 2005.



K.L.N. Chaitanya received the Bachelor degree from Vasavi College of Engineering in Year 2010 and the Master degree from CMR College of Engineering and Technology in Year 2012. His research interests include applications of advanced electrical drives and power electronics.



K Sridevya Savitri received the Bachelor degree from Sridevi Women's Engineering College in Year 2006 and the Master degree from Jawaharlal Nehru Technological University in Year 2009. She is currently working as Assistant Professor in the Department of Electrical and Electronics Engineering, CMR College of Engineering and Technology, Hyderabad. Her research interests include inverters, motor drives, inverter-based distributed generation, hybrid electric vehicle, and FACTS.



R. Shirisha received the Bachelor degree from SR Engineering College in Year 2006 and the Master degree from Vagdevi College of Engineering in Year 2011. She is currently working as Assistant Professor in the Department of Electrical and Electronics Engineering, CMR College of Engineering and Technology, Hyderabad. Her research interests include modeling, analysis, design and control of power electronic converters/system