

# Three Phase Bridgeless Interleaved Active Power Factor Correction Converter

Karthickkumar.T<sup>1</sup> PG Student<sup>1</sup>,  
Dinesh. S PG Student<sup>2</sup>,

Department of Electricals & Electronics  
SSN College of Engineering, Kalavakkam  
Tamilnadu, India  
tkarthick2111@gmail.com<sup>1</sup>

Dr. V. Kamaraj<sup>3</sup>  
Professor

Department of Electricals & Electronics  
SSN College of Engineering, Kalavakkam  
Tamilnadu, India  
kamarajv@ssn.edu.in<sup>2</sup>

**Abstract-** In this paper, a new three-phase ac–dc bridgeless interleaved power factor correction topology is proposed for battery charging applications. The topology provides improved power factor and efficiency in comparison to conventional bridge rectifier topology, and leads to a decrease in charger size, charging time and hence, is cost effective. A detailed circuit operation for this topology is presented. Simulation results are included for a boost converter converting AC input voltage 230 V to 750 V DC output. Simulation results show an improved power factor and reduced THD, when compared to conventional topology. Power factor in proposed BLIL PFC is improved by 2.19% and THD is reduced by 26.25%.

**Keywords:** Bridgeless Interleaved, THD, Power Factor, Displacement factor, Distortion factor, MatLab.

## 1. INTRODUCTION

A Universal battery charger is supplied using an external power supply. The battery charger module as shown in fig.1 consists of AC and DC filters in line and load side respectively, an AC-DC Power Factor Correction (PFC) Boost converter is used for power factor correction which is followed by a DC-DC converter. A controller is used to control the charger set up. The AC-DC PFC boost converter is an important part in charger module. This AC-DC has to be selected carefully. For this a three-phase Bridgeless Interleaved (BLIL) PFC boost converter is proposed which will reduce the THD and increases the power factor.




Fig.1. Block diagram of a universal battery charger

## 2. PROPOSED THREE-PHASE BLIL BOOST TOPOLOGY

The Three-phase BLIL PFC converter shown in Fig. 2 is proposed to overcome the problems in conventional converters. The proposed three-phase BLIL PFC Converter, consists of six MOSFETs, six diodes, six inductors

and a capacitor parallel to load. A detailed converter operation a steady- state analysis is given in the following section




Fig.2. Proposed Three-Phase BLIL PFC Converter

## 3. CIRCUIT OPERATION AND STEADY STATE RIPPLE ANALYSIS

To analyze the circuit operation, the input line cycle has been separated into the positive and negative half cycles. Operation for each of the half-line cycles are explained in Sections 3.1 and 3.2 that follow.

### 3.1 POSITIVE HALF CYCLE OPERATION

Referring to Fig. 2, during the positive half cycle, when Phase A and Phase B are conducting, Q<sub>1</sub>/Q<sub>2</sub> turn on and current flows through L<sub>1</sub> and Q<sub>1</sub> and continues through Q<sub>2</sub> (and partially its body diode) and then L<sub>2</sub>, returning to the line while storing energy in L<sub>1</sub> and L<sub>2</sub>. When Q<sub>1</sub>/Q<sub>2</sub> turn off, energy stored in L<sub>1</sub> and L<sub>2</sub> is released as current flows through D<sub>1</sub>, through the load and returns through the body diode of Q<sub>2</sub> back to the input mains. With interleaving, the same mode happens for Q<sub>4</sub>/Q<sub>5</sub>, but with a 180° phase delay. The operation for this mode is Q<sub>4</sub>/Q<sub>5</sub> on, storing energy in L<sub>4</sub>/L<sub>5</sub> through the path L<sub>4</sub>-Q<sub>4</sub>-Q<sub>5</sub>-L<sub>5</sub> back to the input. When Q<sub>4</sub>/Q<sub>5</sub> turn off, energy is released through D<sub>4</sub> to the load and returning through the body diode of Q<sub>5</sub> back to the input mains.

During the positive half cycle, when Phase B and Phase C are conducting, Q<sub>2</sub>/Q<sub>3</sub> turn on and current flows through L<sub>2</sub> and Q<sub>2</sub> and continues through Q<sub>3</sub> (and partially its body diode) and then L<sub>3</sub>, returning to the line while storing energy in L<sub>2</sub> and L<sub>3</sub>. When Q<sub>2</sub>/Q<sub>3</sub> turn off, energy stored in L<sub>2</sub> and L<sub>3</sub> is released as current flows through D<sub>2</sub>, through the load and returns through the body diode of Q<sub>3</sub> back to the input mains. With interleaving, the same mode happens for Q<sub>5</sub>/Q<sub>6</sub>, but with a 180° phase delay. The operation for this mode is Q<sub>5</sub>/Q<sub>6</sub> on, storing energy in L<sub>5</sub>/L<sub>6</sub> through the path L<sub>5</sub>-Q<sub>5</sub>-Q<sub>6</sub>-L<sub>6</sub> back to the input. When Q<sub>5</sub>/Q<sub>6</sub> turn off, energy is released through D<sub>5</sub> to the load and returning through the body diode of Q<sub>6</sub> back to the input mains. During the positive half cycle, when Phase C and Phase A are conducting, Q<sub>3</sub>/Q<sub>1</sub> turn on and current flows through L<sub>3</sub> and Q<sub>3</sub> and continues through Q<sub>1</sub> (and partially its body diode) and then L<sub>1</sub>, returning to the line while storing energy in L<sub>3</sub> and L<sub>1</sub>. When Q<sub>3</sub>/Q<sub>1</sub> turn off, energy stored in L<sub>3</sub> and L<sub>1</sub> is released as current flows through D<sub>3</sub>, through the load and returns through the body diode of Q<sub>1</sub> back to the input mains. With interleaving, the same mode happens for Q<sub>6</sub>/Q<sub>4</sub>, but with a 180° phase delay. The operation for this mode is Q<sub>6</sub>/Q<sub>4</sub> on, storing energy in L<sub>6</sub>/L<sub>4</sub> through the path L<sub>6</sub>-Q<sub>6</sub>-Q<sub>4</sub>-L<sub>4</sub> back to the input. When Q<sub>6</sub>/Q<sub>4</sub> turn off, energy is released through D<sub>6</sub> to the load and returning through the body diode of Q<sub>4</sub> back to the input mains.

### 3.2 NEGATIVE HALF CYCLE OPERATION

Negative half cycle operation is similar to that of the positive half cycle operation but the current flow direction will be in the opposite direction to that of the positive half cycle.

### 4. FINDING VALUES OF L AND C

Designing the values of L and C is very important. In the proposed BLIL PFC Converter the values of L and C are designed as follows.

Let us consider the instant when Phase A and Phase B are conducting. During this interval the voltage equation is given as

$$V_{in} = (L_1 + L_2) \frac{\Delta i L_1}{(1-D)T_s} \quad (1)$$

$$V_o - V_{in} = (L_4 + L_5) \frac{\Delta i L_4}{(1-D)T_s} \quad (2)$$

Assuming matched inductors, L<sub>1</sub>, L<sub>2</sub>, L<sub>4</sub> and L<sub>5</sub>, the input ripple current is the sum of currents in L<sub>1</sub>/L<sub>2</sub> and L<sub>4</sub>/L<sub>5</sub>

$$\Delta i_{in} = \frac{1}{L_1 + L_2} V_o (1-D) T_s \quad (3)$$

From Equation 3

$$L_1 + L_2 = \frac{V_o (1-D) T_s}{\Delta i_{in}} \quad (4)$$

$$L = \frac{V_o (1-D) T_s}{2 \Delta i_{in}} \quad (5)$$

At this interval the change in capacitor voltage  $\Delta V_c$  is given by

$$\Delta V_c = \frac{1}{C} \int_{t_0}^{t_1} I_c dt = \frac{1}{C} \int_{t_0}^{t_1} i L_3 dt \quad (6)$$

$$\Delta V_c = \frac{i L_3}{C} (t_1 - t_0) \quad (7)$$

$$\Delta V_c = \frac{i L_3}{C} (1-D) T_s \quad (8)$$

From Equation 8

$$C = \frac{i L_3}{\Delta V_c} (1-D) T_s \quad (9)$$

$$C = \frac{V_o (1-D)}{\Delta V_c + V_o} \quad (10)$$

Where

$$T_s = \frac{1}{f}$$

$$i L_3 = \frac{V_o}{R}$$

R = output resistance

Equation 5 and 10 gives the value of L and C respectively.

### 5. SIMULATION RESULTS

#### 5.1 CONVENTIONAL BOOST CONVERTER TOPOLOGY




Fig.3. MATLAB Implementation of Conventional Boost Converter Topology

Design parameters:

Switching Frequency : 25 KHz  
Input Voltage : 230 V

Output Voltage : 753 V  
Duty Ratio : 0.67  
Inductor : 131mH  
Resistor : 200 Ω  
Capacitor : 760μF

Fig.4 and Fig.5 shows supply voltage and supply current and THD plot waveform of a Three-phase Conventional PFC respectively for duty ratio 67%




Fig.4 Supply Voltage and Supply Current waveforms




Fig.5 THD plot

**Power Factor Calculation:**

**Formulas used:**

$$\text{Power Factor} = K_d * K_p$$

$$K_d = \cos\phi, K_p = 1/\sqrt{\text{THD}^2}$$

$\phi$  = Phase difference between input voltage and current

THD = Total Harmonic Distortion in input current

$K_d$  = Displacement Factor

$K_p$  = Distortion Factor

$$\begin{aligned} \phi &= 0.0017\text{sec} = 15.3^\circ \\ \cos \phi &= K_d = 0.9645 \\ \text{THD} &= 32.27\% \\ K_p &= 0.9510 \\ \text{PowerFactor} &= K_d * K_p = 0.9172 \end{aligned}$$

**5.2 BRIDGELESS INTERLEAVED BOOST CONVERTER TOPOLOGY**




Fig.6. MATLAB Implementation of Bridgeless Interleaved Boost Converter Topology

Design parameters:

Switching Frequency : 25 KHz  
Input Voltage : 230 V  
Output Voltage : 757 V  
Duty Ratio : 0.67/0.33  
L1,L2,L3,L4,L5,L6 : 66.7 mH  
Capacitor C : 975 μF  
Resistor R : 200Ω  
R1,R2,R3,R4,R5,R6 : 25mΩ

**DUTY RATIO: 67%**

Fig.7 and Fig.8 shows supply voltage and supply current, THD plot and output voltage waveform of a Three-phase BLIL PFC respectively for duty ratio 67%




Fig.7 Supply Voltage and Supply Current waveforms




Fig.8 THD plot

**Power Factor Calculation:**

$\phi = 0.0022\text{sec} = 24.3^\circ$   
 $\text{Cos}\phi = 0.9408$   
 $\text{Kd} = \text{Cos}\phi = 0.9408$   
 $\text{THD} = 6.02\%$   
 $\text{Kp} = 0.9982$   
 $\text{PowerFactor} = \text{Kp} * \text{Kd} = 0.9391$

**DUTY RATIO: 33%**

Design parameters:

Switching Frequency : 25 KHz  
 Input Voltage : 230 V  
 Output Voltage : 757 V  
 Duty Ratio : 0.33  
 $L1, L2, L3, L4, L5, L6$  : 66.7mH  
 Capacitor C : 975  $\mu\text{F}$   
 Resistor R : 200 $\Omega$   
 $R1, R2, R3, R4, R5, R6$  : 25m $\Omega$

Fig.9 and Fig.10 shows supply voltage and supply current and THD plot waveform of a Three-phase BLIL PFC respectively for duty ratio 33%




Fig.9 Supply Voltage and Supply Current waveforms




Fig.10 THD plot

**Power Factor Calculation:**

$\phi = 0.0025\text{sec} = 22.5^\circ$   
 $\text{Cos}\phi = \text{Kd} = 0.9238$   
 $\text{THD} = 18.63\%$   
 $\text{Kp} = 0.9830$   
 $\text{PowerFactor} = \text{Kd} * \text{Kp} = 0.9080$

**6. COMPARISON OF THD AND POWER FACTOR**

Since, it is three-phase we have considered duty ratio as 67%. It is observed that the THD is reduced and the Power Factor is improved in proposed three-phase BLIL topology compared to three-phase conventional topology

TOPOLOGY	THD (%)	POWER FACTOR
Three-phase conventional (D=0.67)	32.27	0.9172
Three-phase BLIL (D=0.67)	6.02	0.9391
Three-phase BLIL (D=0.33)	18.36	0.9080

Table 1. Comparison of THD and power factor

- Reduction in THD  
 $= 32.27 - 6.02 = 26.25\%$
- Improvement in Power Factor  
 $= 0.9391 - 0.9172 = 0.0219$   
 $= 2.19\%$

**7. CONCLUSION**

Thus from the above simulation results the following two were inferred. Duty ratio of 67% is best suited for three-phase converter topology. THD is reduced and Power Factor is improved in proposed three-phase BLIL PFC converter compared to Conventional topology.

**8. REFERENCES**

1. K. Morrow, D. Karner and J. Francfort, "Plug-in hybrid electric vehicle charging infrastructure review," U.S. Dept. Energy—Vehicle Technologies Program, Washington, DC, INL-EXT-08-15058, 2008.
2. B. Singh, B. N. Singh, A. Chandra, K. Al-Haddad, A. Pandey, and D. P. Kothari, "A review of single-phase improved power quality AC-DC converters," IEEE Trans. Ind. Electron., vol. 50, no. 5, pp. 962-981, Oct. 2003.
3. L. Petersen and M. Andersen, "Two-stage power factor corrected power supplies: The low component-stress approach," in Proc. IEEE APEC, 2002, vol. 2, pp. 1195-1201.
4. IEEE Recommended Practices and Requirements for Harmonic Control in Electrical Power Systems, IEEE Std. 519-1992, 1992.

5. Compliance Testing to the IEC 1000-3-2 (EN 61000-3-2) and IEC 1000-3-3 (EN 61000-3-3) Standards, Agilent Technology.
6. U. Moriconi, "A bridgeless PFC configuration based on L4981 PFC controller," STMicroelectronics, Geneva, Switzerland, Application Note AN1606, 2002.
7. J. M. Hancock, *Bridgeless PFC Boosts Low-Line Efficiency*. Milpitas, CA: Infineon Technol., 2008.
8. L. Huber, Y. Jang, and M. M. Jovanovic, "Performance evaluation of bridgeless PFC boost rectifiers," *IEEE Trans. Power Electron.*, vol. 23, no. 3, pp. 1381–1390, May 2008.
9. [www.mathworks.in](http://www.mathworks.in)
10. [www.math.utah.edu](http://www.math.utah.edu)
11. L. Balogh and R. Redl, "Power-factor correction with interleaved boost converters in continuous-inductor-current mode," in Proc. IEEE Appl. Power Electron. Conf. Expo., 1993, pp. 168–174.
12. T. S. Key and J.-S. Lai, "IEEE and international harmonic standards impact on power electronic equipment design," in Proc. IECON, 1997, vol. 2, pp. 430–436.
13. [www.mathworks.com/access/helpdesk/help/toolbox/phymod/powersys/powersys.html](http://www.mathworks.com/access/helpdesk/help/toolbox/phymod/powersys/powersys.html).
14. F. Musavi, W. Eberle and W.G. Dunford "A high performance single-phase bridgeless interleaved PFC converter for plug-in hybrid electric vehicle battery chargers," *IEEE Trans. Industry Applications.*, vol. 47, pp. 1833–1843, Jul. 2011.
15. Fariborz Musavi, Murray Edington, Wilson Eberle and William G. Dunford, "Evaluation and Efficiency Comparison of Front End AC-DC Plug- Hybrid Charger Topologies", *IEEE Transaction on smart grid*, vol. 3, no. 1, pp.413-421 March 2012.

IJERT